










TEH SIEW HONG 







A THESIS SUBMITTED 
FOR THE DEGREE OF DOCTOR OF PHILOSOPHY 
 
DEPARTMENT OF ELECTRICAL AND  
COMPUTER ENGINEERING 





My journey of pursuing graduate studies at National University of 
Singapore has been a fulfilling and intellectually challenged one. With this 
opportunity, I wish to acknowledge and note my heartfelt appreciation of those 
people who stand out most notably in my mind as contributing to the production 
and success of this thesis. 
First of all, my sincerest gratitude and thanks go to my supervisors, Assoc. 
Prof. Arthur Tay and Dr. Heng Chun Huat, for their support, guidance and 
encouragement during my graduate years in National University of Singapore. 
Without their consistent involvements, stimulating ideas, suggestions and help in 
every aspect of my research, this thesis would not have been possible.  
I would also like to thank National University of Singapore for the 
financial support given through the Research Scholarship and the President’s 
Graduate Fellowship, as well as for the academic support provided via intellectual 
and resourceful lecturers, helpful staffs and excellent library services. Special 
gratitude goes to Prof. Lee Tong Heng, Assoc. Prof. Ho Weng Khuen, Prof. Ben 
Chen, Prof. Wang Qing-Guo, Prof. Lian Yong, Dr. Yao Li Bing, Assoc. Prof. Xu 
Yong Ping, Dr. Heng Chun Huat, Assoc. Prof. Tan Kay Chen and Dr. Peter Chen 
who have taught me in class and imparted me extensive knowledge in control, 
circuit design and computer intelligence. Not forgetting also, many thanks to Ms. 
Vathi, Ms. Zheng Huan Quan, Ms Wang Ying, Mr. Lin Jian Qiang for their 
utmost technical and logistical support from time to time.  
Next, I would like to thank all my friends and colleagues who have shared 
inspiring experiences and entertaining moments with me: Dr. Wang Yuheng, Dr. 
ii 
 
Shao Lichun, Dr. Chua Teck Wee, Dr. Quek Han Yang, Dr. Lim Li Hong, Dr. 
Yan Han, Mr. Hong Choo Yang, Mr. Lee See Chek, Mr. Lai Chow Yin, Mr. 
Chew Xiong Yue, Mr. Tan Yew Teck, Ms. Do Thi Thu Trang, Mr. Tan Yen 
Kheng, Mr. Ngo Yit Sung, Mr. Yong See Wei, Mr. Feng Yong, Mr. Nie Maowen, 
Mr. Qu Yifan, Mr. Yang Geng, Ms. Sun Yajuan, Mr. Ang Kar Tien , and many 
others at the Advanced Control Technology Laboratory (ACT). Thanks to all 
whom I have unintentionally left out, but contributing in a way making this thesis 
a success or making my journey a memorable one. 
Lastly and most importantly, I wish to express my sincere appreciation to 
my family for their love and support which have always been a constant source of 
strength for me. Especially thanks to my parents who have raised me up and 
showered me with their unconditional love and care. I also owe my loving thanks 
to my husband Kent Yeoh, who has been very supportive and his constant 
encouragement has actually brought me till the end of this journey. To them, I 
dedicate this thesis … 









List of Tables ...................................................................................................... viii 
List of Figures ....................................................................................................... ix 
1.  Introduction .................................................................................................1 
1.1  Background ............................................................................................1 
1.1.1  Overview of Optical Proximity Correction (OPC) ......................5 
1.1.2  Historical Perspectives of OPC ...................................................8 
1.1.3  Challenges and Motivation ........................................................12 
1.2  Contributions........................................................................................14 
1.2.1  Design-process Integration for Performance-based OPC (PB-
OPC) Framework ......................................................................14 
1.2.2  Device Performance-based OPC (DPB-OPC) Methodology ....15 
1.2.3  Library-based Device Performance-based OPC for Hierarchical 
Circuits ......................................................................................16 
1.2.4  Device Current and Capacitance Oriented OPC (IC-OPC) .......18 
1.3  Organization .........................................................................................18 





2.2  The Proposed PB-OPC Framework .....................................................23 
2.2.1  Device Characteristic Library ...................................................24 
2.2.2  Designed Performance Extraction .............................................24 
2.2.3  Lithography Process Simulation ...............................................25 
2.2.4  Printed Transistor Performance Extraction ...............................25 
2.2.5  Mask Generation Algorithm ......................................................28 
2.3  Results and Discussions .......................................................................30 
2.3.1  Transistor NMOS and PMOS ....................................................32 
2.3.2  Standard Digital Cells ...............................................................34 
2.3.3  Six-stage Inverter Chain ............................................................35 
2.3.4  4-Bytes 6T-SRAM Cell .............................................................37 
2.4  Chapter Summary ................................................................................40 
3.  Device Performance-based OPC  (DPB-OPC) Methodology ................41 
3.1  Introduction ..........................................................................................41 
3.2  DPB-OPC Methodology ......................................................................42 
3.2.1  Performance Extraction Model .................................................44 
3.2.2  DPB-OPC Mask Design Algorithm ..........................................45 
3.3  Results and Discussions .......................................................................53 
3.3.1  Performance-optimized EPE-OPC Mask Generation ...............54 
3.3.2  Comparison with EPE-OPC Methodology ................................56 
3.3.3  Investigation of Post-OPC Path Delay ......................................63 
3.4  Chapter Summary ................................................................................67 





4.2  Library-based DPB-OPC Flow ............................................................70 
4.2.1  Library Database .......................................................................71 
4.2.2  Library-based DPB-OPC Mask Generation Algorithm ............72 
4.3  Results and Discussions .......................................................................77 
4.4  Chapter Summary ................................................................................81 
5.  Device Current and Capacitance Oriented OPC (IC-OPC) .................83 
5.1  Introduction ..........................................................................................83 
5.2  Overview of IC-OPC Flow ..................................................................84 
5.2.1  IC-OPC Mask Synthesizer ........................................................86 
5.3  Results and Discussions .......................................................................89 
5.3.1  Post-OPC Performance Deviation .............................................89 
5.3.2  Mask Size ..................................................................................94 
5.3.3  Run Time ...................................................................................94 
5.4  Chapter Summary ................................................................................95 
6.  Conclusion ..................................................................................................96 
6.1  Summary ..............................................................................................96 






Lithography continues to be the key technology driver in today’s 
semiconductor manufacturing. The ability of extending the existing exposure 
system into sub-wavelength printing regime is enabled by resolution enhancement 
techniques such as optical proximity correction (OPC). ITRS projects OPC getting 
more difficult and expensive to implement at each successive technology 
generation. Therefore it is of immense interest to research new techniques to 
reduce the cost of OPC. In this thesis, the development and analysis of circuit 
performance driven OPC frameworks are presented to reduce mask costs and 
improve circuit performance matching.  
A design-process integrated performance-based OPC (PB-OPC) 
framework is first developed to generate simpler OPC mask that achieves closer 
circuit performance. It exploits the design intent extracted from the design layout 
to guide upon the customized OPC mask generator. The feasibility of the 
proposed PB-OPC framework is demonstrated via simulation results compared to 
a commercial OPC tool. The simulation results reveal that PB-OPC outperforms 
the conventional edge placement error based OPC (EPE-OPC) approach in two 
aspects: reduction in mask data volume and circuit performance variation over the 
various test cases. 
A complete device performance-based OPC (DPB-OPC) framework is 
further generalized and presented. The non-linear current density along the 
channel width due to threshold voltage variation and edge effect is addressed with 
a weighted gate-slicing method. A systematic approach to determine the initial 
mask adjustment step is proposed to speed up the computation and this has 
vii 
 
resulted in additional 3.07% reduction in mean drive current (Ion) deviation 
compared to PB-OPC. In addition, a DRC compliance regulator is also developed 
for design rule checking to ensure that the post-OPC printed patterns are free from 
bridging, pinching, open or short issues. By simulation, DPB-OPC outperforms 
the performance-optimized EPE-OPC approach in two aspects: an average of 34% 
reduction in mask size and up to 13.5% reduction in device performance 
deviation.  
Next, a library-based DPB-OPC framework is developed to handle the 
synthesized digital circuit. By making use of the hierarchical information of the 
synthesized circuit and the pre-characterized DPB-OPC library, the OPC run time 
efficiency is greatly improved. Simulation demonstrates that the library-based 
DPB-OPC approach has performance comparable to full chip DPB-OPC, but with 
run time reduction of up to 44× in the ISCAS’85 benchmark design.  
Finally, a hybrid Ion and capacitance based OPC (IC-OPC) is proposed to 
achieve satisfactory co-matching on both Ion and gate capacitance in digital 
circuit. The performance deviation error is the weighted sum of Ion and gate 
capacitance error. The customized mask synthesizer alters the mask according to 
the decision matrix, which is constructed based on the relationship between Ion, 
gate capacitance with respect to channel width and length. Simulation shows that 
IC-OPC outperforms the performance-optimized EPE-OPC approach in three 
aspects: an average of 32% reduction in mean path delay deviation, an average of 
34% reduction in mask size and at least 84% of run time saving.  
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1. Chapter 1  
Introduction 
1.1 Background 
Since the early days of microelectronics industry, optical lithography has 
been the mainstream technology for volume manufacturing in Integrated Circuits 
(IC) fabrication [1]. The lithography process is the most critical part of IC 
fabrication, accounting for one-third of the IC manufacturing costs [2, 3] and 
being the technical limiter for further reduction in transistor size [4].   
The steps in the lithography process are shown in Figure 1.1 [5]. First, a 
small volume of liquid resist is dispensed onto a wafer. This is then followed by 
spinning the wafer at high speed to fling off the excess resist and allow the solvent 
to evaporate. The residual solvent inside the resist film is further removed via 
bake-induced evaporation in a soft bake operation. In the exposure step, the resist-
coated wafer is exposed to a pattern of intense light (which is an image formed on 
the wafer inside the projection exposure system shown in Figure 1.2). After 
exposure, a post-exposure bake is performed to stimulate chemical reaction to 
alter the resist solubility characteristic [6].  Subsequently, only the exposed resist 
areas of positive resist type (or unexposed resist areas of negative resist type) are 
selectively removed during the chemical development step. Finally, the wafer with 
developed resist is baked to enhance its etching stability. In a typical IC 
fabrication process, the aforementioned lithography steps could be repeated up to 





Figure 1.1: Typical steps in the lithography sequence [5]. 
 
The commonly used projection exposure system is shown in Figure 1.2 
[7]. The operation sequence begins with properly positioning the wafer at the 
focus level. Then, a shutter in the illumination system is opened to allow light 
shines through the entire mask in a step-and-repeat wafer stepper. The pattern on 
the mask is imaged by the lens onto the wafer. This image is reduced laterally by 
lens reduction factor of 4:1 or 5:1. Large lens reduction factor is desirable because 
the effects of variations in line widths, misregistration and defect on the mask is 





Figure 1.2: Projection exposure system. [7] 
 
The main goal of lithography process is to successfully transfer the 
patterns from designed IC layout to respective layers on a wafer, within the 
stringent requirement of critical dimension (CD) and overlay control. CD is the 
minimum half pitch resolvable for a diffraction-limited optical projection system. 
It can be described by the Rayleigh equation as follows: 




                                                         
where k1 is a process dependent factor determined by resist capability, tool 
control, mask pattern adjustments and process control [8].  λ is the illumination 
light wavelength, and NA is the numerical aperture of the optics lens. 
Traditionally, the way of printing smaller CD is by using smaller illumination 
wavelength λ and optics of higher NA rating. However, these systems are often 
developed at a much slower pace than the speed at which CD shrinks. Hence, this 




can improve the aerial image quality and thereby decrease the k1 factor to print 
smaller CD [8, 9].  
RETs exploit the three variables of electromagnetic wave, namely 
amplitude, phase and propagation direction to provide resolution enhancement. 
The three main approaches in RETs correspond to the control of these three 
variables: OPC for the wave amplitude, phase-shifting masks for the wavefront 
phase, and off-axis illumination for the wave direction. Among these approaches, 
OPC is noted as one of the key technologies enabling 90nm production [10]. It is 
also a major contributor to the mask costs and mask design turnaround time in 
lithography [11]. Table 1.1 shows the progression of OPC to extend optical 
lithography [12]. It becomes much more difficult and expensive to implement 
OPC at each successive technology generation [8]. Therefore it is of immense 
interest to research new techniques to reduce the cost of OPC. 
 
Table 1.1: Various techniques for achieving desired CD control and overlay with optical 
projection lithography [12]  
MPU M1 
contacted ½ pitch 65nm 54nm 32nm 22nm 
k1 range [A] 0.31-0.40 0.28-0.31 0.18-0.28 0.14-0.22 
Design rules Lithography friendly design rules 































1.1.1 Overview of Optical Proximity Correction (OPC) 
OPC is one of the mask engineering techniques used to increase layout-to-
wafer pattern fidelity. It is basically a technique of pre-distorting the mask 
patterns such that the printed patterns closely resemble the desired shapes. This is 
accomplished by compensating mask geometry for known effects which will 
occur during imaging or subsequent processing. Figure 1.3 shows an example of 
qualitative improvement brought about by OPC.  
 
 
Figure 1.3: OPC improves layout-to-wafer pattern fidelity. 
 
Figure 1.4  illustrates the three typical image fidelity problems that can be 
corrected through OPC – iso-dense bias, line end shortening, and corner rounding 
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[13]. The iso-dense bias refers to the bias introduced between the isolated and the 
dense structure as a result of proximity effect. This type of distortion results in 
across-chip line width variation and can be minimized with selective line biasing 
method or sub-resolution assist feature insertion during OPC.                
 
Figure 1.4: Typical image fidelity problems in lithography [13]. 
 
Another form of image distortion is line end shortening (LES) where the 
printed length of a rectangle is less than the nominal length. LES results primarily 
from diffraction, mask pattern rounding, and diffusion of chemical species in 
resist. As CD decreases, LES increases dramatically and negatively impacts both 
overlay control and circuit density (Figure 1.5 [9]). Figure 1.6 [9] shows the 




Figure 1.5: Line end shortening impacts overlay control and circuit density [9]. 
 
 
Figure 1.6: Methods for line end shortening reduction [9]. 
 
The third form of image distortion is corner rounding, which is inevitable 
as it is caused by the high frequency components of a sharp corner filtered out by 
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the pupil. Figure 1.7 (a) shows an adverse effect of corner rounding in which the 
rounding of L-shaped active area elbow results in a device whose effective gate 
width is dependent on the relative placement of polysilicon gate and active area. 
As shown in Figure 1.7 (b), corner rounding is generally addressed using serif and 
antiserif. 
 
Figure 1.7: Corner rounding. 
 
1.1.2 Historical Perspectives of OPC 
OPC has been used in IC manufacturing in different forms for many years. 
Back in the 1970s, circuit designers manually added OPC corrections to the 
extremely dense circuitry [14]. Serifs were added to the mask, by trial and error, 
until the desired patterns were successfully printed on the wafer empirically. 
However, this manual approach is costly, time-consuming and complex. Thus, it 
is impractical for use in the very large scale IC design. Hence, automated 
algorithms are needed to improve the efficiency and to enable the fast processing 
of complex chips. 
The various OPC algorithms found from literature could be categorized 
into two groups: rule-based OPC and model-based OPC. Rule-based techniques 
 9 
 
attempt the correction using geometric rules pre-formed by experiment or 
simulation. A pattern recognition algorithm is used to match a specific geometry 
to the corresponding prescribed correction. Such an approach is fast, though it is 
likely to be inaccurate because the correction is not based on real-time lithography 
simulation. Otto et al. [15] used simulation and supplementary experimental data 
to generate the geometry correction rules for subsequent rule-based approach. 
Newmark [16] formed a library of pre-computed corrections to selected patterns 
using iterative model-based algorithm and the mask corrections are subsequently 
interpolated from the library.  
In contrast, model-based OPC adjusts the corrections based on real-time 
lithography simulation. The mask edges are moved until the printed patterns are 
close to the designed layout. Inherently, model-based OPC is generic and more 
accurate when compared to rule-based OPC. Another advantage of model-based 
OPC over rule-based OPC is its ability to capture all phenomena (primary and 
secondary effects) originating from physics incorporated in the models. However, 
model-based OPC requires much longer computational time than rule-based OPC, 
mainly due to the time-intensive lithography simulation step. 
There are two main approaches to implementing model-based OPC. In the 
backward approach, the desired printed pattern serves as the starting point and the 
inverted process model is then used to obtain the optimized layout. Liu and 
Zakhor [17, 18] proposed pixel-mask model-based optimization method but it was 
deemed impractical due to the time-consuming and mask designs complication 




In the forward model-based OPC approach, the original layout is 
iteratively modified until the correction is acceptable, both in terms of lithography 
performance and mask manufacturability. Rieger and Stirniman [20-22] proposed 
zone sampling and empirically constructed the lumped model of proximity effects 
for calculating the corrections. Cobb and Zakhor [23-25] formulated a simulation-
feedback OPC optimizer as an iterative algorithm involving feedback of 
correction. Due to its relatively fast simulation time, their proposed work was 
commercialized for industrial use. Regardless of backward or forward approach, 
model-based OPC implementation involves correction function derivation and 
automated mask patterns manipulation by a computer-aided design (CAD) system.  
Figure 1.8 shows the forward model-based OPC flow proposed by Cobb 
and Zakhor [23-25]. Given the input of designed layout, the mask polygon edges 
are first segmented into independent fragments. The initial mask (which is the 
replica of designed layout) is subjected to lithography process simulator to 
generate the wafer print image. The image errors between designed layout and 
wafer print image are tabulated as edge placement errors (EPEs) data. EPE is 
defined as the displacement error between the desired layout edge and the printed 
shape edge at predefined sites [14, 26]. The tool then corrects the EPE by moving 
individual fragments with calculated resize step and specific direction (inward or 
outward) based on the local EPE value. The mask fragment correction process is 
repeated until the EPEs are minimized or reach maximum corrective iterations. 
The modified mask layout, which is known as EPE-OPC mask, is output to the 
user. In general, the complexity of the EPE-OPC mask is highly correlated with 
the fragmentation scheme: larger fragmentation length results in less aggressive 
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OPC correction and thus less complex mask. Figure 1.9 illustrates the mask 
complexity for the case of no OPC, medium aggressive OPC and aggressive OPC 
scheme. 
 
Figure 1.8: Simplified diagram for the forward model-based OPC flow. 
 
 




1.1.3 Challenges and Motivation 
Overall, OPC is an important step in today’s IC manufacturing and has 
become an integral part of the Design-to-Manufacturing tape-out flow. It is widely 
used in industry to correct systematic and stable within-field patterning distortions 
caused by proximity effects so as to minimize the across-chip line width variation 
[9, 27, 28]. The advent of nano-device makes aggressive OPC correction scheme 
inevitable in the sub-wavelength printing regime. This directly translates to 
substantial increase in mask cost as well as the more difficult inspection in the 
OPC-corrected mask [27-29].  This is because the key cost driver to the mask cost 
(e.g. mask writing time, defect inspection and repair, and mask data preparation) 
are proportional to the OPC mask size [27, 30]; and the OPC insertion had caused 
substantial increase in mask data volume in recent design [31, 32]. The 
exponential increases in the mask cost with the advanced technology node [27, 33, 
34] also includes the higher Non-Recurrent Engineering (NRE) cost, which tends 
to dominate the total manufacturing cost for low-volume application specific 
integrated circuit (ASIC) chips production. For 90nm ASIC designs, the mask cost 
amounts to 60% of the total cost of lithography [28, 35].  This could hinder the 
ASIC design from leveraging the most advanced CMOS technology to improve 
their circuit performance. Thus, it is of great interest to develop mask cost-aware 
OPC solutions. 
As mentioned earlier, conventional OPC approach is geometrically EPE 
driven [11, 14, 36] and tries to match the printed pattern to the designed layout. 
The impact of the OPC edge insertion on circuit performance is not considered 
during the OPC correction routine. Therefore, it is possible that an over-corrected 
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OPC mask would just slightly outperform a moderately-corrected OPC mask but 
at a much higher cost.  Hence, there is a need to incorporate the design intent 
(circuit performance) into the OPC flow to avoid the above-mentioned scenario. 
In [11], circuit performance is incorporated into OPC, where the tolerable EPEs 
were predetermined from the timing analysis and the problem was solved as a 
constrained OPC insertion with geometry matching. However, the mask cost 
saving is still limited to these non-critical nodes. The EPE-OPC approach based 
on objective of minimizing error in the current, rather than the EPE was also 
proposed in [37, 38]. However, the mask complexity correlates to the 
fragmentation scheme used and the performance variation minimization are 
limited as only polysilicon edge fragment movement is permitted in the approach. 
The impacts of OPC and other lithography-induced imperfectness such as lens 
aberration and flare on the circuit performance have also been studied empirically 
and theoretically via various proposed evaluation methodologies [39-43]. 
Specifically, the circuit performance variability under different OPC settings were 
analyzed off-line to quantify the different OPC dissection algorithm [43]. A 
unidirectional link was established to connect the OPC settings to post-OPC 
circuit performance but not otherwise.  This motivates our work to complete the 
loop by feedback the post-OPC circuit performance and develop a performance-
driven OPC algorithm to minimize the performance variation for a given design 
intent.   
Overall, the objective of this research work is to employ design-process 
integration concepts in the mask design problem so that to provide a cost-effective 
solution to meet the future device manufacturing requirements. The commonly 
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used benchmark circuits, IEEE International Symposium on Circuits and Systems 
1985 (ISCAS’ 85) [44-52], are used as the test vehicles to investigate the 
effectiveness of the proposed solutions.  
 
1.2 Contributions 
This thesis presents the development and analysis of circuit performance 
driven OPC frameworks for mask costs reduction and circuit performance 
matching improvement. The key contributions of the thesis are listed below. 
1.2.1 Design-process Integration for Performance-based OPC (PB-
OPC) Framework  
A design-process integrated performance-based OPC framework is 
developed in Chapter 2 to reduce the OPC mask complexity without 
compromising the overall circuit performance. Involving the integration of 
commercial lithography simulator and SPICE simulator, the framework is 
formulated as a negative-feedback system to control the printed transistor 
performance via iterative knowledge-based mask correction. The proposed 
framework relies on the estimation of post-lithography transistor performance via 
the look-up SPICE-based table approach. Then, the mask generation algorithm is 
designed to alter the mask accordingly to minimize the performance error and 
mask cost.  
The feasibility of the proposed framework is demonstrated via simulation 
results by comparing its performance against a commercial OPC tool. In the 
simulation, the post-OPC circuit performances are evaluated based on the 
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equivalent gate lengths of the printed circuits. The simulation results reveal that 
the proposed framework outperforms the conventional EPE based OPC approach 
in two aspects: reduction in mask data volume and circuit performance variation. 
A consistent improvement in the mask complexity and circuit performance has 
been observed over the various test cases.  
 
1.2.2 Device Performance-based OPC (DPB-OPC) Methodology 
Further improvements in the proposed performance-based OPC framework 
are made. 
 For performance extraction, the employed gate-slicing model [53] assumes 
uniform current density along the device width direction. However, the 
detailed TCAD simulation [54, 55] revealed that the threshold voltage 
variation and edge effect could result in non-linear current density along the 
channel width direction. To account for such effects, a weighting function 
γk(w) is augmented to the gate-slicing model  used in the framework. 
 A rather different mask design algorithm is developed in this improved 
framework. First, the initial mask adjustment step (init_adjust) is pre-
characterized using a minimum-sized transistor layout constructed based on 
the design rule. Then, the characterized init_adjust that results in minimum 
performance deviation error is mapped into a look up table, as a function of 
transistor channel length and width. Through such systematic approach, the 
performance deviation error is further reduced by an average of 3.07% 
reduction in mean Ion deviation when compared to the earlier framework.  
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 A modular block called DRC compliance regulator is implemented in this 
improved framework to ensure that the post-OPC printed patterns do not 
exhibit bridging, pinching, open or short issues even in the presence of mask 
misalignment. As far as the diffusion and polysilicon layers are concerned, the 
relevant failure mechanisms are bridging between transistors, bridging 
between polysilicon to neighboring contacts, line-end pull back with overlay 
errors and insufficient enclosure of contact. The detection and elimination of 
these failure mechanisms are achieved by monitoring the transistor counts, 
larger polysilicon to diffusion extension for printed shapes to ensure minimum 
extension margin (>overlay errors), and larger enclosure of contacts for both 
polysilicon and diffusion layers if necessary. 
. 
The improved performance-based framework outperforms the 
performance-optimized EPE-OPC approach in two aspects: an average of 34% 
reduction in mask size and up to 13.5% reduction in device performance 
deviation.  
 
1.2.3 Library-based Device Performance-based OPC for Hierarchical 
Circuits 
The proposed performance-based OPC framework has showed promising 
results in achieving considerable mask data saving as well as improved circuit 
performance matching. Despite this, the performance gain is limited by the 
comparatively longer run time. Due to the iterative performance evaluation of 
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every transistor, the performance-based OPC run time is anticipated to increase 
exponentially with number of transistors. Therefore, full chip performance-based 
OPC approach is inefficient for application on the very large scaled integrated 
(VLSI) circuit comprised of billions of transistor.   
To improve the run time efficiency of full chip performance-based OPC, a 
library-based performance-based OPC methodology for synthesized VLSI circuits 
is developed. Basically, the synthesized VLSI circuit composed of various 
standard cell layouts from the provided foundry libraries. By first pre-
characterizing the performance-based OPC mask for each standard cell during the 
library database construction, the entire full chip OPC mask can then be formed 
by stitching the respective cells’ OPC mask per synthesized placement order and 
thus results in shortened computational time. However, the non-negligible optical 
proximity effects introduced by boundary cells, especially evident around the cell 
boundaries region, could contribute to different printing result between the 
library-based OPC and conventional model-based OPC. This in-turn results in 
performance disturbance to the transistors at the boundary regions. Such 
performance disturbance is then rectified by the localized DPB-OPC refinement 
until the post-placement Ion error locally minimized.  
Simulation demonstrates that the library-based performance-based OPC 
approach achieves comparable performance to full chip PB-OPC with significant 
run time reduction (~44x with ISCAS'85 benchmark design). In addition, better 
performance matching is achieved in most test cases with library-based 
performance-based OPC approach. Based on the simulated performance 
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disturbance map, the transistors with degraded Ion error can be fine-tuned by the 
adaptive correction step but at the expense of additional computational effort.  
 
1.2.4 Device Current and Capacitance Oriented OPC (IC-OPC)  
As described in Section 1.2.2 [56], a DPB-OPC framework was presented 
to synthesize simpler masks with printed patterns’ Ion performance closely 
matches the designed value.  However, DPB-OPC suffers larger gate capacitance 
deviation than the performance-optimized EPE-OPC, which might result in delay 
mismatch. In order to achieve better delay matching while reducing the mask 
complexity, an improved OPC approach namely IC-OPC was proposed in Chapter 
5 to consider both post-lithography device drive current and gate capacitance 
during the correction phase. By simulation, the proposed IC-OPC outperforms the 
performance-optimized EPE-OPC approach in three aspects: an average of 32% 
reduction in mean path delay deviation, an average of 34% reduction in mask size 
and at least of 84% run time saving.  
 
1.3 Organization 
This thesis is organized as follows. Chapter 2 describes the design-process 
integrated PB-OPC in detail. The simulation results are presented to verify the 
feasibility and effectiveness of the proposed framework. Chapter 3 presents the 
generalized DPB-OPC framework with three new features. For synthesized VLSI 
digital circuit, library-based performance-based OPC approach is proposed in 
Chapter 4 to improve the run time efficiency of the previously developed 
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framework. Chapter 5 introduces IC-OPC framework for co-optimizing post-OPC 
circuit performance (Ion, gate capacitance and delay) and mask complexity. 
Finally, conclusion and future work are provided in Chapter 6. 
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2. Chapter 2 
Design-process Integration for 
Performance-based OPC (PB-OPC) 
Framework 
2.1 Introduction 
OPC is an integral part of the Design-to-Manufacturing tape-out flow. It is 
widely used in the industry to correct systematic and stable within-field patterning 
distortions caused by proximity effects to minimize the across-chip line width 
variation [9, 27, 28]. The advent of nano-device makes aggressive OPC correction 
scheme inevitable in the sub-wavelength printing regime. This directly translates 
to substantial increase in mask cost as well as the more difficult inspection in the 
OPC-corrected mask [27-29].  This is because the key cost driver to the mask cost 
(e.g. mask writing time, defect inspection and repair, and mask data preparation) 
are proportionate to the OPC mask size [27, 30]; and the OPC insertion has caused 
substantial increase in mask data volume in recent design [31, 32]. The 
exponential increases in the mask cost along with the advanced technology node 
[27, 33, 34] also includes the higher NRE cost, which tends to dominate the total 
manufacturing cost for low-volume ASIC chips production. For 90nm ASIC 
designs, the mask cost amount to 60% of the total cost of lithography [28, 35].  
This could hinder the ASIC design from leveraging the most advanced CMOS 
technology to improve their circuit performance.  
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Investigation of current design-manufacturing interface revealed that the 
conventional OPC methodology is geometrical based [11, 14, 36], which tries to 
minimize the edge placement errors (EPEs) over correction iterations. During the 
correction, there is no linkage established between the OPC mask changes and the 
resulted circuit performance shift. Hence, it is possible that an over-corrected OPC 
mask would just slightly outperform a moderately-corrected OPC mask but at a 
much higher cost.  In order to avoid such unfavorable correction, the design intent 
(circuit performance) needs to be leveraged into the OPC flow.    
Among the related works in the literature that make sure of circuit 
performance in OPC, Gupta et al. [11] first formulated the problem as a 
constrained OPC insertion with relaxed EPE obtained from timing analysis.  
Banerjee et al. [37, 38] then refined the EPE-OPC approach for the objective of 
minimizing the error in the electrical current. However, the mask cost saving are 
limited to the non-critical nodes in  [11] and mask complexity correlates to the 
fragmentation scheme used in [37, 38]. On the other hand, the circuit performance 
variability under different OPC settings [43] or other lithography imperfectness 
such as lens aberration and flare [39-43] have also been studied. OPC settings 
were linked to post-OPC circuit performance but not otherwise. This motivates 
our work to complete the loop by feedback the post-OPC circuit performance to 
the OPC algorithm, for minimizing the performance variation for a given design 
intent. The in-situ performance extraction is made feasible via the availability of 




To demonstrate the concept of performance-based mask generation, a PB-
OPC algorithm that will be driven by the transistor performance rather than the 
desired mask pattern is proposed; with the goal to produce a simpler mask with 
printed patterns’ performance that closely match with the designed value. The two 
key performance indexes of transistors, Ion and leakage current (Ioff) can be 
chosen to monitor this PB-OPC flow. The derived PB-OPC model is targeted for 
adjusting the polysilicon and diffusion masks which directly define the gate region 
and affect the device characteristic. Besides, the modeling approach in [53] is 
employed to estimate the printed transistors’ performance such that the Transistor 
Performance Error (TPE) ~ analogous to EPE in the conventional OPC ~ can be 
feedback as the mask quality metrics. The implementation of the automated PB-
OPC flow is achieved by integrating the lithography process simulator, circuit 
design tool and algorithm within a Perl script.  
By simulation, the proposed PB-OPC outperforms the conventional EPE-
OPC in two aspects: at least of 33% reduction in mask MEBES size and 11 to 
97% reduction in circuit performance variations. In addition, the PB-OPC 
framework is applicable to any generic CMOS circuit because of its underlying 
principle - optimize the mask by matching individual transistor’s current 
characteristic and fairly assumed that the overall circuit performance would also 
collectively match with the designed value. 
This chapter is organized as follows. Section 2.2 describes how the 
proposed PB-OPC flow works. Section 2.3 discusses the simulation results in 
which the performance of post-PB-OPC and post-EPE-OPC circuit are compared. 
Finally, chapter summary is presented in Section 2.4. 
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2.2 The Proposed PB-OPC Framework  
The proposed PB-OPC framework is shown in Figure 2.1. Inputs are the 
designed layout and the device characteristic library (DCLib). From the given 
design layout, the desired performance of individual transistor is first extracted 
according to its gate region dimension. The mask is then initialized to an exact 
replica of the given design layout and subjected to the lithography process 
simulator (Mentor Graphics Calibre Workbench [60]) to generate the resulting 
printed patterns on the wafer.  Based on these printed patterns, the performance of 
individual transistor is extracted and feedback to the mask generation controller 
by form of TPE. The mask is then iteratively modified until the TPE becomes 
locally-minimized.  It should be pointed out that only simple geometry alteration, 
such as stretching or compressing the masks of the original design that change the 
related transistor gate region, is adopted to minimize the mask production cost. 
Final output is a simpler PB-OPC mask which will result in printed patterns that 
match the designed circuit performance. The detailed explanations of the building 






Figure 2.1: Flowchart of the proposed PB-OPC framework. 
 
 
2.2.1 Device Characteristic Library  
The DCLib consists of four look-up tables – Ion and Ioff for wide 
transistors NMOS and PMOS with different channel length (L). One key 
assumption that validates the modeling approach in [53] is that the characterized 
transistor width has to be wide enough such that the obtained current characteristic 
has negligible width-dependency. The 65nm DCLib was created based on the 
SPICE simulation result [61] using channel width of 10µm and 65nm BSIM4 
model card [62]. 
 
2.2.2 Designed Performance Extraction 
The gate region dimensions for each transistor, i.e. the channel length L 
and channel width W of NMOS or PMOS, are extracted from the designed layout. 
For each transistor, the designed Ion and Ioff are approximated as:   




LII ,,, )( 




  where                          j = index of the transistor  
 
2.2.3 Lithography Process Simulation 
To capture the optical proximity effect on the on-wafer printed patterns 
within the proposed framework, the Mentor Graphics Calibre Workbench [60] is 
used as the lithography process simulator. Based on the user specified optical and 
process model, Calibre Workbench simulates the on-wafer printed patterns and 
outputs it as rectilinear polygons. The optical model includes parameters such as 
exposure wavelength, partial coherence factor, numerical aperture, illumination 
scheme and film stack. The process model consists of aerial image parameters 
such as intensity, image slope and maximum intensity. Optimized and well-
calibrated optical and process models are capable of characterizing the 
lithographic systematic distortions. Hence, the on-wafer printed patterns variation 
due to these systematic distortions can be corrected. In this simulation work, 
optical model (model parameters: wavelength (λ) = 193nm, partial coherence (σ) = 
0.75, numerical aperture (NA) = 0.75, and standard illumination) and the default 
Variable Threshold Resist (VTR) process model are used. 
 
2.2.4 Printed Transistor Performance Extraction  
The proposed PB-OPC flow relies on the “in-situ” estimation of the post-
lithography transistor performance at each iteration. Figure 2.2 shows an example 
of on-wafer printed patterns for both polysilicon and diffusion layers. The 
overlapping area of both layers’ printed patterns defines the printed gate region. 
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As non-rectangular gates (NRG) are inevitable in today state-of-art nanometer 
lithography process, several modeling approaches have been proposed to predict 
the properties of NRG’s transistor [53-55, 57-59]. Among these methods, the gate-
slicing model proposed in [53] is employed to extract the device electrical 
performance. The model approximates NRG as a set of independent slice 
transistors connected in parallel (Figure 2.2).  To capture its edge contour, the 
printed gate region is decomposed into m rectangular slices using variable width 
sampling scheme, each with width Wk and length Lk. Thus the total NRG current 
Itotal is the sum of all slice currents.   













)(    (2.2) 
where                            m = total number of slices 
                          k = index of the slice 
                            j = index of the transistor   
 
The total current of non-rectangular transistor can then be used to extract 
an equivalent channel length based on Ion (i.e. LeqIon) or Ioff (i.e. LeqIoff). The 
LeqIon value will be updated into the circuit netlist for post-OPC’s circuit 
performances simulation. Figure 2.3 reveals the negligible estimation error when 
estimating the current characteristic of = 100nm and =1000nm using 









Figure 2.3: Estimation of the transistor’s current characteristic. 






2.2.5 Mask Generation Algorithm 
As a result of nonlinear pattern transfer during the lithography process, the 
printed wafer pattern differs from the original layout, causing the printed transistor 
performance to deviate from the designed value. The performance differences, 
TPE is feedback to the mask generation controller and the control algorithm is 
designed such that successive mask modification leads to the local minima. TPE is 
defined as following: 























       
where                                j = index of the transistor                  
 
In order to produce simpler mask with matched circuit performance, the 
mask changing algorithm is limited to merely resizing the polysilicon and 
diffusion mask polygon which define the gate region. For the case where multiple 
gates are sharing the same diffusion polygon, the segmentation algorithm would 
divide this polygon into two parts to allow freedom of mask adjustment in W 
direction. Figure 2.4 illustrates the segmentation process and Figure 2.5 displays 
the flowchart of the mask generation algorithm. The mask correction in L or W 
directions is achieved by simply stretching or compressing the segmented 
polygons.  It is performed iteratively until the TPE fall within the user-assigned 
tolerance, or reaches the local minima solution. The local minima solution is 
guaranteed by the algorithm due to the two conditions:  
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 The starting point of search is initialized to the vicinity of minima point. 
 Local iterative descent method is used to minimize the TPE until reaches the 
local minima point. 
In the implementation of the overall PB-OPC process, users are given 
flexibility to prioritize certain performance goal to suit their design need. The 
three supported operation modes are explained in Table 2.1. Since the goal is to 
compare the printed circuit performance between EPE-OPC and the PB-OPC, 















Table 2.1: The three supported operation modes in PB-OPC. 
Mode PB-OPC goal 
Mode_Ion Mask correction algorithm driven by TPEIon only 
Mode_Ioff Mask correction algorithm driven by TPEIoff only 
Mode_IoffIon Mask correction algorithm driven by TPEIoff  and afterwards TPEIon 
                                                                                                        




Figure 2.5: Flowchart of the mask generation algorithm. 
 
 
2.3 Results and Discussions 
The PB-OPC framework is implemented using Perl script for both Linux 
and UNIX machine. The framework is tested with transistor NMOS and PMOS, 
some standard digital cells, a six-stage inverter chain and a 4-Bytes 6T-SRAM 
circuit (32 SRAM cells). Table 2.2 to 2.5 compare the circuit performance, mask 
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cost and simulation time on each of the test circuits between the conventional 
EPE-based OPC and the proposed PB-OPC approach. Section 2.3.1 to 2.3.4 
discuss and analyze the comparison results. 
The Mentor Graphic Calibre OPCpro is used to generate the conventional 
EPE-based OPC masks. However, there are many adjustable parameters which 
will affect the final shape of the OPC mask, and thus the circuit performance of 
the printed pattern indirectly. Some important OPC settings are fragmentation 
length (minedgelength, maxedgelength, concavecorn, conedge), step change and 
number of iterations. For a fair comparison, an optimal Calibre OPCpro setting 
based on the closely matched designed performance was first determined. A 
generic cost function is defined as  
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where                   q1 = weighting factor for mean square Ion error 
                             q2 = weighting factor for mean square Ioff error 
                             N = number of transistors in the circuit of interest 





je           
To solve for the optimal OPCpro setting, the search space is first defined 
to be bounded by fragmentation length (frag) between 10nm-70nm in step of 5nm, 
step change between 1nm-2nm in step of 1nm, and number of iteration (iter) 
between 1-20 in step of 2. The weighting factors q1and q2 should be selected 
based on the importance of Ion and Ioff matching in determining the circuit 
performance of interest. Higher the weighting factor, higher the error contribution 
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into the cost function. For a high speed design, Ion matching is more important; 
but for a low power design, Ioff matching should weight more by choosing higher 
q2. In this work, the weighting factors, q1 = 1 and q2 =0, are selected to reflect the 
importance of Ion matching in minimizing the performance variation. As a good 
Ion matching translates to a closer LeqIon value to the designed L, therefore closer 
match with the designed performance. The point with minima cost value within 
the search space will be used as the optimal OPCpro setting to generate the EPE-
OPC mask. Figure 2.6 shows an example of the cost function plot in the search 











2.3.1 Transistor NMOS and PMOS 
Table 2.2 and 2.3 clearly show that PB-OPC achieved at least 59% 
reduction of current deviation. As illustrated in Figure 2.7, PB-OPC approach also 
Figure 2.6: Cost function plot within the search space (step = 1nm). Locally optimal 
OPC setting is frag 20nm, step 1nm, iter 2. 
 33 
 
results in a much simpler mask than the conventional OPC mask. The PB-OPC 
mask is simple because there is no extra edge insertion being introduced by the 
correction and the segmented mask polygon are just resized accordingly to the 
TPE. A 2000 by 2000 array of single NMOS or PMOS transistor is created and 
fractured for both approaches. Calibre workbench is employed to fracture the OPC 
mask from GDSII format to MEBES format (a standard format for e-beam mask 
writing tool). 55-93% mask volume reduction is achieved in the proposed scheme. 
This results in shorter mask writing time and less complicated inspection process, 
and hence is favored if the saved time exceeds the increased OPC run time.  The 
PB-OPC’s run time is about 3-4x slower than the commercial EPE based OPC 
tool due to the integration of different commercial design and process software 
tool in the proposed OPC flow. Therefore the OPC run time efficiency can be 







                                                      
 
 
Figure 2.7: Comparison between  EPE-OPC mask (frag 65nm, step 2nm, iter 3) 
and PB-OPC mask. 
            (a) EPE-OPC mask                         (b) PB-OPC mask  
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Table 2.2: 65nm NMOS transistor. 
OPC approach EPE PB |PB|/|EPE| -1 (%) 
Printed circuit 
performance error (%) 
Ion -0.054 0.022 -59 
Ioff 29.24 -1.04 -96 
MEBES size for 2000 
by 2000 array of 
NMOS (Bytes) 
Polysilicon 
mask 1865728 841728 -55 
Diffusion 
mask 3485696 1130496 -68 
OPC run time (s) 19.0 86.7 +357 
 
Table 2.3: 65nm PMOS transistor. 




Ion -0.062 -0.018 -71 
Ioff 12.71 -1.12 -91 
MEBES size for 2000 
by 2000 array of 
PMOS (Bytes) 
Polysilicon 
mask 4710400 841728 -82 
Diffusion 
mask 15630336 1130496 -93 
OPC run time (s) 19.4 80.1 +412 
 
 
2.3.2 Standard Digital Cells 
The proposed PB-OPC is also tested on some commonly used standard 
digital cells.  Although Ion is still used as the controlled output in adjusting the 
mask, it is more meaningful to look at other performance metrics related to the 
digital cells.  In Table 2.4, the rise time (tr), fall time (tf), propagation delay (tpLH, 
tpHL) of the digital cells are listed for comparison. It can be seen that at least 50% 
reduction of mask data volume and 80% reduction of performance variation are 






Table 2.4: Standard digital cells. 
OPC approach EPE PB |PB|/|EPE| -1 (%) 
Inverter 
Printed circuit  
performance 
error (%) 
tr 0.18 0 -100 
tf 0.35 0 -100 
tpLH -2.86 0 -100 
tpHL 4.20 0 -100 
MEBES size 
for  
1000 by 1000  
array of single  
cell (Bytes) 
Polysilicon 
mask 21035008 6959104 -67 
Diffusion 
mask 11034624 4767744 -57 
OPC run time (s) 2.60 81.06 +3018 
NAND 
Printed circuit  
performance 
error (%) 
tr -0.99 -0.04 -96 
tf 1.12 -0.06 -95 
tpLH -6.27 0.82 -87 
tpHL 10.44 0.69 -93 
MEBES size 
for  
1000 by 1000  
array of single  
cell (Bytes) 
Polysilicon 
mask 35364864 17504256 -51 
Diffusion 
mask 19509248 7469056 -62 
OPC run time (s) 2.73 70.80 +2493 
NOR 
Printed circuit  
performance 
error (%) 
tr 4.37 0.09 -98 
tf -2.54 0.31 -88 
tpLH 3.23 0.20 -94 
tpHL 22.28 -3.98 -82 
MEBES size 
for  
1000 by 1000  
array of single  
cell (Bytes) 
Polysilicon 
mask 35203072 17369088 -51 
Diffusion 
mask 26519552 10768384 -59 
OPC run time (s) 2.75 108.61 +3849 
 
2.3.3 Six-stage Inverter Chain 
The six-stage inverter chain is optimally designed for minimal propagation 
delay when driving an external load of 4pF using 65nm technology. Each inverter 
stage is progressively sized with an effective fan out of 3.5 and the final layout is 
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comprised of 120 transistors using the 65nm technology (Figure 2.8). After 
subjecting the layout to both EPE-OPC and PB-OPC, Table 2.5 revealed that PB-
OPC approach results in less complicated and cheaper mask (about 33-78% 
reduction in mask MEBES size) with closely matched circuit performance. The 
overall circuit performance is evaluated by replacing the individual transistor’s L 
in the netlist with LeqIon. The transient performance (tr, tf) and the propagation 
delay (tpLH, tpHL) are extracted from the SPICE simulation and the PB-OPC mask 
matches closer to the designed performance. 
 
 






(a) EPE-OPC mask                                  (b) PB-OPC mask 
Table 2.5: Six-stage inverter chain. 





tr -4.37 -3.88 -11 
tf 4.23 0.11 -97 
tpLH -3.70 -1.39 -62 




mask 18432 4096 -78 
Diffusion  
mask 6144 4096 -33 
OPC run time (s) 66.0 596.6 +804 
 
 
     




2.3.4 4-Bytes 6T-SRAM Cell 
The 6T-SRAM memory cell layout used is based on [63] (Figure 2.10). A 
6T-SRAM bit cell is consists of cross-coupled inverter pair and two access 
transistors. One of the key electrical parameter is Static Noise Margin (SNM), 
Figure 2.9: Comparison between EPE-OPC mask (frag  30nm, step 1nm, iter 4) and 
PB- OPC mask. 
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which defined as the minimum dc noise voltage necessary to flip the state. SNM is 
extracted by a script written based on approach in [64]. Table 2.6 shows over 60% 
mask size reduction and 90% improvements in SNM performance in the PB-OPC 
approach. Figure 2.12 revealed that the SRAM butterfly plot of the printed pattern 
from PB-OPC behaves almost the same as the designed butterfly plot. 
Table 2.6: 4-Bytes 6T-SRAM cell. 




SNM (left) 4.24 -0.42 -90 




mask 18432 6144 -67 
Diffusion 
mask 18432 6144 -67 
OPC run time (s) 63.3 235.5 +272 
 





















             Bit cell 
Figure 2.10: Layout of the 4-Bytes 6T-SRAM cell. 
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   (a)                                          
(b) 
          
 
Figure 2.11: Comparison between EPE-OPC mask (frag 20nm, step 1nm, iter 2) and  PB-
OPC mask. 





Figure 2.12: Butterfly plots of the original design, EPE-OPC and PB-OPC. 
 
(a)  EPE-OPC mask                (b) PB-OPC mask 
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2.4 Chapter Summary 
The proposed PB-OPC framework generates simpler mask that gives rise 
to closely matched circuit performance with the original designed value.  The 
proposed algorithm coupled with simple mask geometry manipulation based on 
circuit performance reduces the mask complexity significantly. The achieved time 
saving in mask writing and less complicated inspection process could help offset 
the longer OPC run time.  In addition, the run time efficiency of the PB-OPC 
approach is currently limited by the level of software integration and the 
interaction of various commercial software tools.  Higher efficiency can be 
achieved if the algorithm is integrated into single software platform similar to the 
EPE-OPC approach. The methodology described in this paper is based on the 
ability to simulate the printed patterns and estimate these printed device’s current 
characteristic. Hence, the accuracy of the lithography process simulation and the 




3. Chapter 3  




The feasibility of PB-OPC has been demonstrated in Chapter 2. This 
chapter presents a generalized DPB-OPC with a few improvements. By 
simulation, DPB-OPC yields an average of 3.07% reduction in mean Ion deviation 
when compared to PB-OPC. Besides, the proposed DPB-OPC outperforms the 
performance-optimized EPE-OPC approach in two aspects. There is an average of 
34% reduction in mask size and up to 13.5% reduction in device drive current 
deviation.   
The rest of Chapter 3 is organized as follows. Section 3.2 describes the 
proposed DPB-OPC framework, with particular emphasis on the device 
performance extraction and mask design algorithm.  Section 3.3 compares the 
simulation results between DPB-OPC and EPE-OPC. Finally, Section 3.4 




3.2 DPB-OPC Methodology 
Figure 3.1 shows the generalized DPB-OPC flow. PDE in (3.1) measures 
the deviation of the performance index of interest P and serves as the mask quality 
metric for the OPC mask design algorithm.  






designylithographpost 100                    (3.1) 
 
P has to be appropriately defined for individual mask layer. For the gate 
region involving polysilicon and diffusion layers, the device drive current Ion can 
be a suitable performance index. For interconnect metal layers, the suitable 
performance index could be the interconnect delay, parasitic capacitance or 
resistance. Once the proper performance index is chosen, the mask design 
algorithm can then be formulated to ensure convergence of the correction loop 
under all circumstances. The complexity of the mask correction strategy can also 
be varied with the required precision or accuracy of performance matching. This 
will provide another degree of freedom in controlling the mask complexity or 
cost. 
 
Figure 3.1: The proposed DPB-OPC flow. 
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The DPB-OPC flow (Figure 3.1) operates as follows. Given the provided 
designed layout and reference library as input, the desired performance index 
Pdesign for each layout transistor is first extracted. The reference library contains 
the necessary information to aid the performance extraction process. The mask is 
then initialized to an exact replica of the given designed layout and subjected to 
the lithography process simulator to generate the resulting on-wafer printed 
patterns. Based on these printed patterns, the performance index Ppost-lithography will 
then be extracted accordingly and fed back to the mask design controller in the 
form of computed PDE. Guided by the PDE, the mask is corrected until PDE 
converges to the specified maximum PDE (MAX_PDE) and satisfies the required 
safety margin. The final mask is the PB-OPC mask that gives closely matched 
circuit performance with the designed value. 
In this chapter, DPB-OPC flow is applied to design performance-based 
masks for both polysilicon and diffusion layers.  These layers are performance-
critical because they dictate the printed device shape and thus affect the final 
device performance. On the circuit level, the distorted printed device performance 
across the chip impact the overall circuit performance. Standard digital logic gates 
are usually characterized by their transient response, such as rise time, fall time 
and propagation delay. Analog circuit blocks have wider range of key 
performance characteristics, such as gain, power consumption, noise and 
bandwidth. Instead of defining different performance index for these circuits, 
device drive current Ion is chosen as the generic performance index of interest P 
for all CMOS circuits. It is chosen because it is the key parameter affecting all 
other circuit performances.  Although it might not be the only defining parameter, 
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simulation has shown that the proposed framework with minimizing PDE based 
on Ion will generally lead to other closely match circuit performance, such as the 
transient response (Section 3.3.2).   
The performance extraction model and implemented mask design 
algorithm will be described in Section 3.2.1 and 3.2.2 respectively. 
 
3.2.1 Performance Extraction Model 
The gate-slicing model discussed in Section 2.2.4 is employed to extract 
the printed transistor performance. Note that the model assumes uniform current 
density along the device width direction. However, the detailed TCAD simulation 
revealed that the edge effect could results in a much different current density near 
the gate edges [54]. In addition, the threshold voltage variation over the transistor 
width could also affect the estimated Ion accuracy.   
To improve the modeling accuracy, one can adopt the more accurate NRG 
models [54, 55]. Alternatively, one can also augment a weighting function γk(w) to 
the existing gate slicing model (3.2), where w is the width of the sliced transistor. 
The weighting function γk(w) can then be fitted to better match the TCAD 
simulation results.  The simpler device characteristic extraction approach is 
adopted here to illustrate the potential of the proposed framework.  It should be 
pointed out that the performance extraction is implemented as a modular block 
within the proposed framework, and the other more accurate NRG models can be 
easily integrated into the flow to offer different level of accuracy and 
computational speed.  
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3.2.2 DPB-OPC Mask Design Algorithm 
The segmentation scheme described in Section (1) is developed to 
automatically tag the masks for transistors with vertical and horizontal gates.  
Next, the iterative mask design algorithm is described in the subsequent Section 
(2). 
 
(1) Segmentation Scheme 
Figure 3.2 illustrates the segmentation process. Given a designed layout 
(Figure 3.2 (a)), the segmentation algorithm would first identify and tag the 
polysilicon and diffusion mask polygons for every transistor. As shown in Figure 
3.2 (b), when a polysilicon (Poly) polygon is shared between multiple transistors, 
the algorithm would dissect it into 3 parts: Poly mask for upper transistor, Poly 
mask for bottom transistor, and Poly mask for connectivity. Similarly, the 
algorithm would also divide the shared diffusion (Diff) polygon into 3 portions: 
Diff mask_left transistor, Diff mask_middle transistor, and Diff mask_right 
transistor (Figure 3.2 (c)). Overall, this would allow independent mask adjustment 






Figure 3.2: Graphical illustration of segmentation process. 
 
 
(2) Mask Correction Flow 
Figure 3.3 displays the flowchart of the mask design algorithm.  Mask_ 
j(k) is used to denote the polysilicon and diffusion mask of transistor j at iteration 
k.  
At the first iteration, the mask (exact replica of designed layout) is 
subjected to lithography simulation. Based on the on-wafer printed pattern, the 
printed device performance and PDE for every transistor are extracted. Then, the 
PDE is checked against the user assigned MAX_PDE to decide if a correction is 
indeed needed. If PDE exceeds the provided MAX_PDE, a resize magnitude of 
init_adjust ∆L would be first applied to modify the respective polysilicon mask in 
L direction. The init_adjust value is searched from a pre-generated look-up table 
as a function of gate length L and width W. The characterization of init_adjust will 




Figure 3.3: Flowchart of the DPB-OPC mask design algorithm. 
 
After updating the mask with all necessary correction, the corrected mask 
is again subjected to lithography simulation and PDE evaluation. For subsequent 
iterations, the individual PDE will be compared to the specified MAX_PDE. If the 
specification is met, no correction will be attempted for that particular transistor’s 
mask. Otherwise, the transistor’s PDE trend over iterations will be analyzed to 
ensure that the subsequent correction leads to the minimization of its PDE. This is 
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achieved by reversing the mask modification by 1nm for increasing PDE and 
continuing the mask modification by 1nm for decreasing PDE. The iterations stop 
when the specified MAX_PDE is met. It should be pointed out that init_adjust is 
only used for the first iteration to speed up the algorithm, and subsequent mask 
adjustment in either L or W direction is with a step size of 1nm. 
The mask correction in L or W directions is achieved by stretching or 
compressing the segmented polygons in specific direction. The mask changes in L 
direction and W direction are regarded as coarse and fine tuning respectively due 
to their effects on current characteristic. Figure 3.4 shows the current 
characteristic plot of a NMOS transistor.  Ion is found to be linearly proportional 
to W but inversely proportional to L. For a designed transistor with L of 65nm and 
W of 1000nm, the targeted Ion is 1.152mA. When the printed gate region results 
in larger Ion and thus positive PDE, we can either increase L or decrease W to 
reduce the current for the printed gate region during the next iteration. The 
underlying assumption is that the printed gate region will get affected similarly in 
terms of its effective gate length and effective gate width.  In the proposed mask 
design algorithm, L is modified first to provide coarse tuning due to its larger 
effect on Ion.  Fine tuning will be achieved by modifying W subsequently due to 




Figure 3.4: Dependency of current Ion on W and L. 
 
To prevent catastrophic open failure of diffusion layer, adjustment in L 
direction will only be performed on polysilicon mask. This is to prevent the 
adjacent diffusion mask polygons (e.g. Diff mask for transistor 1, 2 and 3 in 
Figure 3.2) become disconnected after shrinkage operation in L direction.  
Similarly, adjustment in W direction will only be performed on diffusion mask. 
On the other hand, the L adjustment for polysilicon mask might potentially lead to 
the bridging of neighboring devices and reduce the transistor counts.  Therefore, a 
checking algorithm is included in the mask design algorithm during PDE 
estimation to monitor the transistor counts.  Once the violation is detected, the 
current L adjustment would be reversed and the algorithm would proceed with W 
adjustment to minimize the PDE for the affected transistors.  The bridging in W 
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adjustment is not an issue in the proposed framework due to the large spacing 
between the neighboring diffusion polygons imposed by the design rule.   
In summary, the correction step is performed for every transistor based on 
the individual PDE rating independently. It is performed iteratively until the 
individual transistor’s PDE fall within the user-assigned tolerance MAX_PDE. 
The proposed algorithm ensures local minima solution by two conditions: 
 The starting point of search is initialized to the vicinity of the 
minima point. 
 Local iterative gradient descent method is used to   
minimize the PDE. 
The init_adjust is used during the first iteration to speed up the mask 
design algorithm.  The characterization of init_adjust is described as follows. 
First, an evaluation transistor (Figure 3.5) is proposed to characterize the optimum 
init_adjust for first iteration. The value of polysilicon line-end extension past 
active of 84nm and active enclosure of gate of 98nm are chosen according to the 
65nm design rule. Next, the evaluation transistor with L of 70nm and W of 100nm 
is subjected to DPB-OPC flow with init_adjust prefixed to ∆L. The ∆L value is 
varied from -4nm to 15nm with step size of 1nm. For each ∆L value, the final 
performance PDE is evaluated. The ∆L value that results in minimum PDE is 
chosen as init_adjust for L of 70nm and W of 100nm. The init_adjust 
characterization process is repeated for other combinations of L and W. A look-up 
table is constructed to map the init_adjust value as a function of gate length L and 
width W. Therefore, during the first iteration in the proposed mask design 
algorithm, init_adjust can be chosen depending on the L and W to bring the PDE 
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closer to the specified MAX_PDE.  This will reduce the number of iterations 
required compared to the case where a uniform step size of 1nm is chosen for all 
iterations. 
 
Figure 3.5: Model for characterizing init_adjust (dimension is in nanometer). 
 
Chapter 2 [65] proposed a rather different mask design algorithm, in which 
the init_adjust is determined from the difference in effective gate length, i.e. 
init_adjust = Ldesign – LeqIon. In addition, it only handles layout of vertical gates. In 
this chapter, the proposed DPB-OPC algorithm can handle layout with both 
horizontal and vertical gates. The minimization of performance deviation error is 
also further improved through a systematic approach. Figure 3.6 shows that the 
performance is improved by an average of 3.07% reduction in mean Ion deviation 
compared to [65]. 
 
Figure 3.6: Performance difference between DPB-OPC and PB-OPC [65]. 
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(3) DRC compliance regulator 
To prevent catastrophic failures, it is important to ensure that the post 
DPB-OPC layout do not exhibits bridging, pinching, open or short issues even in 
the presence of mask misalignment.  As far as the diffusion and polysilicon layers 
are concerned, the relevant failure mechanisms are bridging between transistors, 
bridging between polysilicon to neighboring contacts, line-end pull back with 
overlay errors and insufficient enclosure of contact. 
The detection and elimination of bridging of transistors has been 
mentioned in earlier Section 3.2.2(b) through the monitoring of the transistor 
counts. Similar concept can be applied to the bridging between polysilicon to 
neighboring contacts.  It is worth mentioning that due to the sufficient spacing 
between the contacts and polysilicon stipulated by DRC rules, we have never 
encountered the latter bridging throughout the simulation.  To avoid line-end pull 
back with overlay errors, the resulting polysilicon to diffusion extension for 
printed shapes will be estimated to ensure minimum extension margin (>overlay 
errors).  Larger polysilicon to diffusion extension would be given to the designed 
mask if necessary as shown in Figure 3.7. Lastly, to ensure sufficient enclosure of 
contacts, larger enclosure for both polysilicon and diffusion layers can be applied 
as shown in Figure 3.7. All the above-mentioned techniques have been 
implemented in the proposed algorithm through a modular block called DRC 




Figure 3.7: Before and after the DRC compliance regulator. 
 
3.3 Results and Discussions 
The proposed DPB-OPC framework is implemented using Perl script. To 
verify the effectiveness of the proposed DPB-OPC methodology, the 65nm 
standard cells library and IEEE International Symposium on Circuits and Systems 
1985 (ISCAS’ 85) benchmark circuits are used as the test vehicles. Based on the 
provided 65nm library, the ISCAS’ 85 benchmark Verilog circuits from [66] are 
first synthesized using Synopsys Design Compiler version W2004.12-SP4 [67]. 
The synthesized netlists are then placed and routed using Cadence 
SOC_Encounter 7.1 [68]. The generated layouts are then fractured to MEBES 
format employing Calibre Workbench. The resulting MEBES file, which is a 
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common format for raster scan mask writing machine, can serve as an indicator 
for the mask complexity. Table I shows the transistor count as well as the original 
designed mask MEBES size for  diffusion and polysilicon layers.   
Table 3.1: Benchmark circuit specification. 
Circuit # Transistor Diffusion mask size (Bytes) 
Polysilicon 
mask size (Bytes) 
c432 662 12288 30720 
c499 1862 24576 63488 
c880 1778 24576 65536 
c1908 2032 24576 69632 
c2670 4934 69632 178176 
c3540 6250 79872 212992 
c5315 10738 135168 370688 
c6288 8202 75776 294912 
c7552 12586 161792 438272 
 
3.3.1 Performance-optimized EPE-OPC Mask Generation 
To facilitate comparison between EPE-OPC and DPB-OPC, Calibre 
OPCpro [69] is employed to generate the edge placement error based OPC (EPE-
OPC) mask. The Calibre OPCpro corrects the edge placement errors by moving 
individual fragments at control sites based on simulated EPE data using computer 
models of the optical system and the lithographic processes.  Fragments will be 
moved iteratively with step size adjusted according to the EPE value. It should be 
noted that different OPCpro configuration will result in different EPE-OPC mask 
and circuit performance. Figure 3.8 shows an example of how performance (mean 
Ion deviation) varies with OPCpro settings. Here, the parameters minedgelength, 
concavecorn, cornedge, and ripplelen [69] are grouped under single term called 
fragmentation length. These settings define the fragmentation scheme employed 
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during OPC optimization. In general, large fragmentation length results in low 
fragmentation and thus less complex mask.  
 
 
Figure 3.8: Mean Ion deviation varies with OPCpro setting. 
 
In order to obtain the optimal OPCpro settings that yield optimal device 
performance (which is minimal mean Ion deviation in this case), a rigorous search 
from the defined search space is performed. The search space is bounded by 
fragmentation length of 10nm to 70nm in step of 2nm, iterations of 1 to 20 in step 
of 1, and step size of 1nm which constitutes 620 possible combinations. Among 
these combinations, the OPCpro settings that results in minimum mean Ion 
deviation will be used to generate the EPE-OPC mask for comparison with the 
proposed DPB-OPC.  We conduct the search for every test case such that the 
“benchmark” EPE-OPC masks’ performance are optimal to impose stiff 




3.3.2 Comparison with EPE-OPC Methodology 
Both DPB-OPC and EPE-OPC approaches are compared in 3 aspects, i.e. 
drive current deviation, mask size, and run time. The mask is subjected to 
lithography simulation such that the performance deviation can be determined 
from the post-lithography printed patterns. The chosen performance indices are 
defined as follows:  
Ion deviation for transistor with index j, 
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mean Ion deviation,  
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standard deviation (stdv) of Ion deviation, 
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maximum Ion deviation,  
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and minimum Ion deviation,  







These indices could provide a direct measure of the OPC correction 
quality as well as a rough estimate for the overall circuit performance without 
explicit circuit simulation on the post-OPC netlist. In addition, the equivalent 
channel length (LeqIon) is also extracted based on the total NRG drive current and 
is used for transient response analysis [53]. To verify the correlation between Ion 
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and the other performance characteristics, detailed post-OPC circuit simulation is 
performed on the 94 standard cells.  For all input transition scenarios, the transient 
performance in terms of propagation delay tp, rise time tr, and fall time tf are 
extracted. Only the worst case transient performance deviations are used for 
comparison and are defined as follows: 
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Figure 3.9 illustrates the correlation between the mean Ion deviation and 
the worst case tp/tr/tf deviation for the 94 sampled digital standard cells.   In 
general, the distribution of mean Ion deviation roughly correlates with the trend 
line of transient performance deviation.  This justifies the choice of Ion as the 
chosen performance index for the proposed DPB-OPC.  
As the OPC mask size in MEBES format serves as a good indicator for the 
mask complexity and thus the mask cost, it is used for cost comparison between 
the two approaches. Finally, the DPB-OPC run time to the EPE-OPC search time 
required for obtaining the performance-optimized EPE-OPC mask is also 
compared.  
worst case tp  deviation 
worst case tr deviation 




Figure 3.9: Correlation of transient performance with mean Ion deviation error. 
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(1) Standard cells library 
Figure 3.10 and Figure 3.11 summarize the comparison of circuit 
performance and mask size for all 119 standard cells.  Figure 3.10 plots the 
performance difference by subtracting the performance index value of EPE-OPC 
from DPB-OPC.  A negative value of x % implies that the DPB-OPC reduce the 
performance index by x % and is therefore desired.  
Among the 119 test cases, 96.6% or 115 achieve reduction in mean Ion 
deviation. An average of 80% of the test cases was also observed to achieve 
reduction for the remaining performance indices such as standard deviation, 
maximum, and minimum of Ion deviation distribution.  Considering all 119 test 
cases, the average reduction in Ion deviation is 2.42% for mean, 2.24% for 
standard deviation, 8.56% for maximum, and 0.3% for minimum.  
 
Figure 3.10: Performance difference between DPB-OPC and EPE-OPC. 
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On the other hand, Figure 3.11 reveals that the proposed DPB-OPC 
methodology achieves an average of 33.3% mask size reduction across all test 
cases. Reduced mask size translates to reduced mask writing time as well as less 
complicated fabrication and inspection process, which implies reduced mask cost.  
It should be pointed out that only diffusion and polysilicon layers are considered 
for the mask size comparison.  The reported reduction would be smaller if non-
transistor regions and other mask layers are considered which might require more 
fragmentations for the proposed OPC.  
Run time and iterations required by DPB-OPC approach are reported in 
Figure 3.12. When compared to the search time required for obtain the 
performance-optimized EPE-OPC mask, over 77% of time saving is achieved. 
 
 
Figure 3.11: Mask size comparison (diffusion and polysilicon masks) between DPB-OPC 




Figure 3.12: Run time comparison between DPB-OPC and EPE-OPC. 
 
(2) ISCAS’ 85 Benchmark Circuits 
The ISCAS’ 85 benchmark circuits are subjected to both DPB-OPC and 
EPE-OPC methodology to facilitate comparison.  
Table 3.2 to Table 3.4 summarize the simulation results and the 
comparison statistic. The DPB-OPC outperforms the performance-optimized EPE-
OPC and achieves 1.7% to 3.7% reduction in mean Ion deviation, 34% average 
reduction in mask sizes, and at least 58.6% run time saving. As shown in Table 
3.2, the maximum Ion deviation and its sigma (the spreadness) are also improved 
by minimum 27.9% and 1.9% respectively. As for Table 3.3, the mask size 
reduction is seen across all circuits of various size and polysilicon masks dominate 
the saving. Table 3.4 shows that the OPC run time generally tracks with the 
transistor counts. Figure 3.13 shows the resulting simpler DPB-OPC mask and the 




Table 3.2: Comparison of post-OPC circuit performance. 
 
Table 3.3: Comparison of mask size. 
 
 
Table 3.4: Comparison of OPC run time. 
Circuit EPE-OPC Ion deviation (%) DPB-OPC Ion deviation (%) Difference, DPB−EPE (%) 
 Mean Max Min Stdv Mean Max Min Stdv Mean Max Min Stdv 
c432 5.2 72.6 0.00652 7.9 1.4 12.3 0.00011 2.6 -3.7 -60.3 -0.00641 -5.4 
c499 5.5 90.0 0.00107 9.4 1.8 10.4 0.00018 2.6 -3.7 -79.6 -0.00089 -6.8 
c880 3.0 59.1 0.01837 5.5 1.2 12.3 0.00117 2.2 -1.7 -46.8 -0.01720 -3.3 
c1908 4.4 59.1 0.00326 6.4 1.6 12.3 0.00007 2.6 -2.8 -46.8 -0.00320 -3.8 
c2670 2.8 48.5 0.01837 3.6 0.8 9.4 0.00117 1.6 -2.0 -39.1 -0.01720 -2.0 
c3540 3.3 59.1 0.00440 4.2 1.1 12.3 0.00041 2.0 -2.1 -46.8 -0.00399 -2.2 
c5315 3.0 39.2 0.00215 3.7 0.9 11.3 0.00070 1.8 -2.1 -27.9 -0.00145 -1.9 
c6288 4.0 81.3 0.01262 4.3 1.2 12.3 0.00007 2.4 -2.7 -69.0 -0.01255 -1.9 
c7552 3.0 39.2 0.00440 4.3 0.9 10.4 0.00070 1.7 -2.1 -28.8 -0.00369 -2.6 
Circuit EPE-OPC mask size (Bytes) DPB-OPC mask size (Bytes) Improvement, |DPB/EPE| − 1 (%) 
 Diffusion Polysilicon Diffusion Polysilicon Diffusion Polysilicon 
c432 28672 63488 26624 30720 -7.1 -51.6 
c499 71680 196608 57344 75776 -20.0 -61.5 
c880 69632 147456 61440 73728 -11.8 -50.0 
c1908 65536 174080 59392 79872 -9.4 -54.1 
c2670 194560 387072 172032 202752 -11.6 -47.6 
c3540 249856 477184 200704 239616 -19.7 -49.8 
c5315 407552 823296 346112 432128 -15.1 -47.5 
c6288 249856 942080 190464 335872 -23.8 -64.3 
c7552 493568 966656 397312 505856 -19.5 -47.7 
Circuit EPE-OPC DPB-OPC Time saving, 
1- |DPB-OPC run time /EPE-OPC search 
time|  (%)  Search time (s) Run time (s) Iterations 
c432 7477.8 622.1 118 91.7 
c499 8410.6 611.3 69 92.7 
c880 1576.3 653.4 86 58.6 
c1908 27844.5 1518.9 118 94.5 
c2670 62895.7 3194.7 86 94.9 
c3540 88524.2 5724.2 118 93.5 
c5315 106619.1 9828.8 118 90.8 
c6288 100851.3 4901.9 88 95.1 




Figure 3.13: Comparison between (a) DPB-OPC mask and (b) EPE-OPC mask of circuit 
c432. 
 
3.3.3 Investigation of Post-OPC Path Delay 
For the path delay comparison, the post DPB-OPC and post EPE-OPC 
netlists are generated for SPICE transient simulation. The netlist is obtained by 
replacing the transistor L and W with the LeqIon and WeqIon, where LeqIon and 
WeqIon are the equivalent channel length and width extracted based on the total 
NRG drive current  for both OPCs [53].  
Reference [53] suggests the modeling of the load capacitance through 
modifying the DLC parameter for each transistor.  The DLC parameter is 
calculated as follows: 
                                              ,             (3.11) 
                                    
          
,         (3.12) 
where LINT is empirical BSIM parameter.                                               
To model the intrinsic capacitance, fringe capacitance and overlap 







                           ,     (3.13) 
                                                , (3.14) 
where XL is channel length offset due to mask or etch effect, and WINT is 
empirical BSIM parameter. 
Through (3.11) to (3.14), it can be shown that the resulting gate 
capacitance would be related to NRG_gate_area, which is extracted based on the 
on-wafer printed patterns, whereas the drive current is still governed by LeqIon and 
WeqIon.  
For a circuit having m input ports and n output ports, given four possible 
input transition scenarios (i.e. 0→0, 0→1, 1→0, 1→1), it will results in a total of 
m4−m2 useful input transition patterns and up to a maximum n(m4−m2) possible 
output transitions. Any input transition that leads to output transition will give rise 
to a path delay (td), which is defined as the delay between the two transitions.  A 
Perl script was written to automate these path delays simulation and extraction 
process.  Based on the collected data, the td deviation is obtained as follows: 
                                               (3.15) 
            
(1) c1908 
Among the ISCAS85’ circuits, the medium size circuit c1908 is chosen to 
evaluate the post-OPC circuit performance comparison. The circuit c1908 consists 
of 33 inputs and 25 outputs.  This results in 334−332 possible input transition 
patterns, which cannot be fully simulated in real time. In this comparison, only 2% 
or 22000 input transition patterns are randomly selected for SPICE simulation to 
extract the path delay. The resulting histogram of path delay deviation for both 












post-DPB-OPC and post-EPE-OPC are displayed in Figure 3.14. The mean path 
delay deviation for DPB-OPC and EPE-OPC are 3.47% and 2.4% respectively.  
As expected, the DPB-OPC results in slightly worse performance due to the larger 
gate capacitance deviation.  However, the deviation is small enough to justify the 
choice of Ion as the key performance metric in the proposed algorithm.  The 
smaller deviation in mean path delay for DPB-OPC compared to gate capacitance 
deviation is due to the better matching in Ion as well as the possibly larger 
transistor width employed in the synthesized circuit which leads to smaller gate 
capacitance variation as pointed out in Figure 3.16.  Other path delay metrics are 
also listed in Table 3.5.  
 
 
Table 3.5: Comparison of post-OPC path delay deviation. 
 Performance deviation (%) 
 EPE-OPC DPB-OPC 
Maximum path delay 1.03 0.39 
Minimum path delay 0.37 1.87 
 
 
As the proposed DPB-OPC only targets at matching the desired Ion rather 
than the desired printed patterns, the resulting gate capacitance for the transistor is 
expected to deviate from the designed transistor.  As the gate capacitance is 
directly related to the gate area, the capacitance deviation can be gauged by 
examining the resulting NRG gate area from the on-wafer printed patterns.  As 
shown in Figure 3.15, the mean NRG gate area deviation for DPB-OPC and EPE-
OPC are 11.37% and 5.34% respectively.   Although the DPB-OPC is expected to 
have larger capacitance deviation, the error is within process variation.  In 
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addition, it is also observed that the area deviation becomes comparable for both 
OPCs when the transistor width gets larger (Figure 3.16). 
 
 









Figure 3.16: Trendline relationship between the mean gate area deviation and the 
designed transistor width. 
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3.4 Chapter Summary 
This chapter proposes a device performance-based OPC framework to 
design mask that give rise to closely matched circuit performance with the 
designed value. The proposed algorithm coupled with simple mask geometry 
manipulation reduces the mask complexity. In comparison to the conventional 
EPE-OPC approach, the performance-aware and mask cost-aware DPB-OPC 
approach achieves an average of 34% mask size saving, and up to 13.5% of 
reduction in the mean drive current deviation. It should be noted that the 
comparison was only performed for polysilicon and diffusion mask layers with 
emphasis on transistor region. By considering non-transistor region as well as 
other mask layers, the reported mask size reduction could be smaller.  It is worth 
pointing out that the complexity of the mask correction strategy can also be varied 
with the required precision or accuracy of performance matching. This will 
provide another degree of freedom in controlling the mask complexity or cost. 
Besides, since the proposed framework is implemented in modular structures, 
other process simulation models and device performance extraction models can be 
added in easily.   
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4. Chapter 4  
Library-based Device Performance-based 
OPC for Hierarchical Circuits 
 
4.1 Introduction 
DPB-OPC framework proposed in Chapter 3 has shows promising results 
in achieving considerable mask data saving as well as improved circuit 
performance matching. Despite this, the performance gain is currently limited by 
the comparatively longer run time. Due to its iterative performance evaluation of 
every transistor, the OPC run time is also anticipated to be exponentially 
increasing with the number of transistors; and therefore prohibiting its effective 
application on the VLSI circuit comprised of billions of transistor.   
To improve run time efficiency of the proposed DPB-OPC [56], a library-
based DPB-OPC methodology for VLSI digital circuit is presented in this chapter. 
The cell-wise OPC strategy [32] is borrowed and adapted into the framework to 
explore its merit of run time saving. Fundamentally, major portion of the VLSI 
digital chip is synthesized and composed of instantiated standard cell layouts from 
the provided foundry libraries. By first pre-characterizing the OPC mask for each 
standard cell during the library database construction, the entire full chip OPC 
mask can then be formed by stitching the respective cells’ OPC mask per 
synthesized placement order and thus results in shortened computational time. 
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However, the non-negligible optical proximity effects (OPE) introduced by 
boundary cells, especially evident around the cell boundaries region, could 
contribute to different printing result between the cell-wise OPC and conventional 
model-based OPC. This in-turn results in performance disturbance to the 
transistors at the boundary regions. 
Various methods were proposed in literature to reduce the discrepancy due 
to OPE [31, 32, 70-72]  but all are based on the aim of geometrical shape or 
critical dimension reproduction.  The proposed cell wise OPC methodology [32] 
employs dummy features to represent the neighboring cells environment for 
polysilicon and contact layers which leads to at most 6% error when compared to 
full-chip OPC in 90nm design.  Considering the possible insufficiency of dummy 
features as environmental representation at advanced technology node beyond 
90nm, Wang et al. [70] proposed cell-divided core and boundary parts driven 
OPC. In particular, the standard cell is divided into two portions: core and 
boundary; then the OPC solutions for core part are pre-characterized during 
library construction while the left-over boundaries part accept full-chip OPC after 
placement. On the other hand, Kahng et al.[31] proposed auxiliary patterns (AP) 
based OPC that shields polysilicon patterns from proximity effects of neighboring 
cells, thus eliminating the localized OPC refinement and achieving better gate 
polysilicon EPE count matching with that of model-based OPC. A 4% inaccuracy 
were achieved in AP-OPC, an average of 90% improvement was seen over the 
cell wise OPC without AP proposed in [32]. Similarly, an environment specific 
boundary-based approach was proposed in [71]. With the assumption of only 
vertical features and fixed pitch considered, each standard cell is OPC-corrected 
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48 times and stored accordingly with respect to the 48 different representative 
environments. As a result, the corrected boundary features could be conditionally 
substituted based on neighboring cells in the full-chip layout. The method has 
reportedly achieved a 6× improvement on average EPE and 2× improvement on 
maximum width error over non-boundary based approach. Despite of focusing on 
cell wise OPC library characterization, a different hierarchical cell wise OPC [72] 
method is approached by segment-moving map and dynamic correction to identify 
the interacting regions and automatically adjust the corrections in these regions. A 
5× speed up was achieved with similar accuracy when compared with the full chip 
OPC method. With the renewed objective of minimizing the electrical 
performance in DPB-OPC, the electrical impact of the OPE on cell boundaries are 
indeed the proper metric to be acquired and will be used to guide the dynamic 
correction.  
This chapter is organized as follows. Section 4.2 explains the library-based 
DPB-OPC flow. The simulation setup and results are covered in Section 4.3. 
Chapter summary is provided in Section 4.4. 
 
4.2 Library-based DPB-OPC Flow 
The proposed library-based DPB-OPC methodology is shown in Figure 
4.1. Given a hierarchical design layout, an initialized DPB-OPC mask for the 
entire layout of synthesized digital circuit is formed by stitching the pre-
characterized DPB-OPC mask of the respective instantiated standard cell from the 
library database. However, the proximity effects induced by different surrounding 
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environment could affects the post-lithography print image and thereby the device 
performance. To rectify the OPE-caused performance shift, an adaptive correction 
which based on the diagnosed “device performance disturbance” is then 
performed during the localized DPB-OPC refinement phase. Final output, which 
is a library-based DPB-OPC mask that results in printed patterns match closer to 
the designed circuit performance, is output to the user. The detailed explanations 
of the library database and library-based DPB-OPC are presented as follows. 
 
Figure 4.1: Library-based DPB-OPC methodology. 
 
4.2.1 Library Database  
The DPB-OPC mask for standard cells layout of foundry libraries are 
generated using the framework presented in Chapter 3 and indexed accordingly in 




4.2.2 Library-based DPB-OPC Mask Generation Algorithm 
The proposed algorithm consists of two steps:  
 Step 1 – DPB-OPC mask initialization  
 Step 2 – Localized DPB-OPC refinement 
 
In step 1, an initialized DPB-OPC mask for the entire layout of 
synthesized circuit is first formed by stitching the pre-characterized DPB-OPC 
mask of the respective instantiated standard cell per placement order. Note that the 
layout of any synthesized circuit is basically the combination of many and 
different cell instances together. An example of layout and cell view for a 
synthesized circuit c432 is given in Figure 4.2. Figure 4.3 shows the hierarchical 
layout for c432 in the two common describing formats: binary GDSII format and 
in CIF text format. Figure 4.3(a) shows the GDSII layout viewed using Mentor 
Graphic Calibre Workbench in which the hierarchical listing is clearly displayed 
in the left panel. However, such hierarchical information is embedded inside the 
binary coded format and difficult to be extracted by normal text processing in 
Perl. Therefore GDSII format has to be converted into the CIF text format. Figure 
4.3(b) shows the layout description in CIF text format in which the hierarchical 
listings of all cell instances are clearly displayed. Hence, the placement order can 
be easily retrieved from the hierarchical listing through text processing. Since only 
database look-up operation and geometry manipulation are required during this 
step, this result in significant saving in computational time when compared to the 




(a) Layout for synthesized circuit, c432 
    
  
(b) Cell view for synthesized circuit c432  




(a) Layout in GDSII format (viewed using Mentor Graphic Calibre Workbench)  
 
                       
 
                       
(b) Layout in CIF text format. 
Figure 4.3: Layout in GDSII and CIF text format. 




listing of  





Figure 4.4: The differences in the post-lithography print image of gate regions (partial 
C432b circuit) are highlighted in blue region. 
 
However, the environment perceived during library database construction 
(i.e. standard cell wise DPB-OPC) is different with its surrounding environment 
after placement. The proximity effects induced by different surrounding 
environment could affects the post-lithography print image and thereby the device 
performance. For instance, the difference in the post-lithography gate regions print 
image of partial C432b benchmark circuit is shown in Figure 4.4.  As illustrated, 
not every boundary gate region get different print image than its counterpart of 
library database. In addition, the degree of distortion varies between transistors as 
some results in more or less slice transistor while other results in longer or shorter 
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slice transistor. It is predictable that the former would results in relatively smaller 
performance disturbance than the later as Ion linearly dependent of W but 
exponentially varies with L.  
The impacts of OPC induced performance error disturbance is then studied 
by simulate the print image for the entire layout and subsequently extract the 
performance error as post-placement Ion error, Ion_errorpost-placement. For each 
transistor, the Ion error changes (ΔIon_error) is measured by subtracting the 
standard cell wise Ion error (i.e. Ion_errorcellwise that stored in library database) 
from the post-placement Ion error, as shown in equation (4.1). A negative 
ΔIon_error value is desired as the performance errors get minimized after 
placement. Figure 4.5 shows the distribution of ΔIon_error of c432b circuit with 
an average of only 0.04%. Only 6% of the transistors (40 out of 662 transistors) 
exhibit increased Ion error with range of 0.05% to 7%. Figure 4.6 plots the % gate 
with poorer ΔIon_error and maximum (max) ΔIon_error for all ISCAS85’ test 
cases. To rectify these negative OPE-caused performance shifts, localized DPB-
OPC refinement step can then be performed.  
               cellwiseplacementpost error_Ionerror_Ionerror_Ion    (4.1) 
The localized DPB-OPC refinement step is an adaptive correction 
attempted based on the diagnosed “device performance disturbance” displayed by 
ΔIon_error. The allowable maximum performance error shift is input by user as 
MAXDIFF. Transistors with ΔIon_error exceeding MAXDIFF will be tagged and 
subjected to localized refinement step. During this step, the respective transistor 









Figure 4.6: Plot of gate with poorer ΔIon_error  and max ΔIon_error  for all ISCAS85’ 
test cases. 
 
4.3 Results and Discussions 
A simulation study is conducted on the IEEE International Symposium on 
Circuits and Systems 1985 (ISCAS’ 85) benchmark circuits that synthesized based 
on 65nm standard cell library. The ISCAS’ 85 circuits are synthesized from the 
Verilog list [66] using Synopsys Design Compiler version W2004.12-SP4. The 
synthesized netlists are then placed and routed using Cadence SOC_Encounter 7.1 
 78 
 
[68] with instances from the 65nm library. The synthesized layouts with 
hierarchical information preserved are used as the test cases input to the proposed 
library-based DPB-OPC approach. The proposed library-based DPB-OPC flow is 
implemented in a Perl script and run in linux environment. 
Two different OPC flows are examined and compared in terms of post-
lithography device performance error and runtime: 
 Full chip DPB-OPC flow, which correct the entire layout after placement. The 
hierarchical layout is flattened before subjected to this flow.  
 Library-based DPB-OPC, which correct each standard cell offline with DPB-
OPC framework and construct the entire mask by proper substitution and 
localized DPB-OPC refinement when necessary (which determined by 
MAXDIFF).  
 
The chosen device performance error metrics are mean Ion_error, sigma 
of Ion_error distribution, maximum Ion_error, which defined as follows:  
Let jd  denotes the Ion_error for transistor with index j, 
mean Ion deviation,  
                                                         
N
d
d j   (4.2) 
sigma of Ion deviation distribution, 
                                             (4.3)                                  
maximum Ion deviation,   
                                                          (4.4) 

























Table 4.1 summarizes the comparison of post-OPC device performance 
error between full chip DPB-OPC and the proposed library-based DPB-OPC (with 
MAXDIFF=∞ to disable the localized DPB-OPC refinement). A smaller Ion error 
is desired as it indicates closer post-lithography device performance to the design 
value. It is interesting to find out that the library-based DPB-OPC approach 
generally capable of reducing the Ion error metrics, with an average of 13.6%, 
18.9% and 14.2% reduction of mean, max and sigma of Ion error in the ISCAS’85 
benchmark design.  
 
Table 4.1: Comparison of post-OPC device performance error. 
Circuit 




Improvement in Ion_error 
|Library-based/Full chip| - 1 
(%) 
Mean Max Sigma Mean Max Sigma Mean Max Sigma 
c432 1.34 14.81 2.24 1.58 12.16 2.46 17.4 -17.9 9.7 
c880 0.87 11.15 1.50 0.84 7.33 1.51 -3.8 -34.3 1.0 
c499 1.83 10.35 2.63 1.95 10.87 2.97 6.8 5.0 12.9 
c1908 1.55 11.70 2.54 1.41 10.92 2.42 -9.1 -6.6 -5.1 
c2670 0.85 12.66 1.71 0.48 7.28 0.98 -42.9 -42.5 -42.7 
c3540 0.85 12.79 1.82 0.82 10.50 1.55 -3.6 -17.9 -14.6 
c5315 0.81 12.79 1.71 0.57 10.92 1.20 -29.3 -14.6 -29.5 
c6288 0.82 12.79 1.72 0.58 10.92 1.21 -29.0 -14.6 -29.7 
c7552 0.81 14.97 1.72 0.58 11.01 1.21 -29.0 -26.5 -29.7 
Average -13.6 -18.9 -14.2 
 
Table 4.2 shows the comparison of OPC run time. The library-based DPB-
OPC approach (with localized refinement mode disabled) can reduce the OPC run 
time by up to 44× when compared to typical full chip DPB-OPC.  The run time 




Table 4.2: Comparison of run time. 
Circuit # Transistor 
Run time (s) 
Full chip DPB-OPC Library-based DPB-OPC Reduction (×) 
c432 662 444.3 29.4 15.1 
c880 1778 594.1 34.2 17.4  
c499 1862 584.9 35.1 16.7  
c1908 2032 685.5 35.8 19.1  
c2670 4934 2025.7 68.1 29.7  
c3540 6250 3843.0 87.4 44.0  
c5315 10738 6639.56 198.4 33.5  
c6288 10738 6645.5 194.4 34.2  
c7552 10738 6273.5 196.5 31.9  
Average 26.8  
 
The above simulation is repeated with MAXDIFF = 2% and 0.01%. The 
reduction in Ion error metrics and run time improvements for all cases are plotted 
in Figure 4.7. Table 4.3 summarizes the average reduction achieved in the ISCAS’ 
85 test cases. The average improvement in Ion error metrics increases with 
smaller MAXDIFF but at the cost of decreasing run time reduction ratio. As 
shown in Figure 4.7 (d), the library-based DPB-OPC approach (with localized 
refinement mode enabled) can reduce the OPC run time by up to 5× when 
compared to typical full chip DPB-OPC.   
 
Table 4.3: Comparison of run time for different MAXDIFF settings. 
MAXDIFF 
(%) 
Average reduction in Ion_error (%) Average reduction in run time (×) 
Mean Max Sigma 
∞ 13.6 18.9 14.2 26.8 
2 16.1 18.9 16.4 3.2 




Figure 4.7: Reduction of Ion error metrics and run time improvements for MAXDIFF = 
∞, 2% and 0.01%.     
 
4.4 Chapter Summary 
The proposed library-based DPB-OPC methodology has performance 
comparable to full chip DPB-OPC with significant run time reduction, up to 44× 
in the ISCAS’85 benchmark design. In addition, better performance matching was 
achieved in most test cases with library-based DPB-OPC approach. Based on the 
simulated performance disturbance map, the transistors with degraded Ion error 
can be fine-tuned by the adaptive correction step but at the expense of additional 
computational effort. This motivates the deployment of cell wise DPB-OPC as 
early as during standard cell library layout realization and characterization. On the 
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other hand, the current standard cell wise DPB-OPC mask library creation was 
performed in the absence of representative environment or assist features, which 
results in average 7% transistors count with at most of 7% increase in Ion error. 
More suitable representative environment to reduce the discrepancy between the 
cell wise and the post-placement full chip approach can be explored further.  
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5. Chapter 5  




As mentioned in Chapter 3, DPB-OPC framework is proposed to 
synthesize simpler masks with printed patterns’ Ion closely matching the designed 
value.  However, it suffers larger gate capacitance deviation than the performance-
optimized EPE-OPC due to the fact that DPB-OPC only targets at matching the 
desired Ion rather than the desired printed patterns. In order to achieve a balance 
between matching both drive current and gate area capacitance while reducing the 
mask complexity, an improved OPC approach namely IC-OPC is proposed in this 
chapter.  
By simulation, the proposed IC-OPC outperforms the performance-
optimized EPE-OPC approach in three aspects: an average of 32% reduction in 
mean path delay deviation, an average of 34% reduction in mask size and at least 
of 84% run time saving. Besides, IC-OPC also reduces the mean and standard 
deviation of normalized path delay deviation of DPB-OPC by average 7% and 
2%.  
Chapter 5 is organized as follows. Section 5.2 covers the proposed IC-
OPC approach.  Section 5.3 compares the simulation results between IC-OPC, 
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conventional EPE-OPC and full chip DPB-OPC. Lastly, chapter summary is given 
in Section 5.4. 
 
5.2 Overview of IC-OPC Flow 
Figure 5.1 shows the proposed IC-OPC flow to synthesize polysilicon and 
diffusion masks. The inputs are the designed layout and reference library that 
provides necessary information for extracting post-lithography performance. First, 
the designed performance for each layout transistor - Ion and gate capacitance (C) 
are extracted as reference point. Then, the mask (which is the replica of designed 
layout) is subjected to lithography process simulator to generate the resulting on-
wafer printed patterns. As a result of nonlinear pattern transfer during the 
lithography process, the printed wafer pattern differs from the original layout, 
causing the printed transistor performance to deviate from the designed value. 
Based on these printed patterns, the post-lithography drive current and gate 
capacitance of transistors are extracted using the models described in Section 
2.2.4. The difference between the designed and post-OPC performance are 
calculated as follows. 





I                              (5.1)  










Figure 5.1: The proposed IC-OPC flow. 
 
Guided by ∆I and ∆C, the mask will be corrected by the IC-OPC mask 
synthesizer as described in Section 5.2.1 until these performance deviations 
converges to the user-specified limit or reaches maximum iterations. The final 
mask is the IC-OPC mask with post-OPC performance resembling the designed 
value. 
It has been shown in Section 3.3.3 that the gate capacitance can be 
modeled by the NRG_gate_area, hence the capacitance deviation ∆C can be 
indirectly measured through gate area deviation ∆A: 
                                                  (5.3) 

















5.2.1 IC-OPC Mask Synthesizer 
The proposed mask synthesizer algorithm is outlined in Figure 5.2. Line 1 
initializes the iteration counter k to zero. In line 3, segmentation process is 
performed on designed layout to dissect and tag the polysilicon and diffusion 
mask polygons for every transistor. The details for segmentation process have 
been provided in Section 3.2.2 (1).  
Next, the mask is subjected to lithography simulation in line 5. Then based 
on the on-wafer printed pattern, ∆I and ∆A for each transistor are computed. The 
effective deviation at iteration k, Eff_∆(k) = αI ∆I + αA ∆A will be evaluated and 
monitored in line 10–11 to ensure the effective deviation is minimized over 
consecutive iterations. This is achieved by reversing the mask correction for 
increasing Eff_∆ (line 20) while continuing the mask correction for decreasing 
Eff_∆ (line 12-19). Weighting factor αI and αA are introduced to enable user to set 
priority between the objective of minimizing current deviation and capacitance 
deviation. Subsequently if either ∆I or ∆A exceeds the user specified limit 
MAX_∆I and MAX_∆A respectively, mask correction routine (line 12-19) will be 
carried out on the corresponding transistor.  
As long as the maximum iteration MAX_ITER is not reached in line 4, the 
updated mask will be again subjected to lithography simulation (line 5) and 
subsequent steps. The process repeats until the mask design converges (i.e. 
individual transistor’s ∆I, ∆A fall below MAX_∆I, MAX_∆A or maximum iteration 





Figure 5.2: The IC-OPC mask synthesizer algorithm. 
 
The mask correction in L or W directions is achieved by stretching or 
compressing the segmented mask polygons in specific direction according to the 
decision matrix (Figure 5.3). The decision matrix is constructed based on the 
following three observations: 
  Ion is linearly proportional to W but inversely proportional to L  
 printed gate area is linearly proportionally to both W and L (Figure 5.4)  
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 printed gate region is assumed to be affected linearly by the mask polygon 
resizing operation 
  










5.3 Results and Discussions 
The proposed IC-OPC approach is implemented in Perl and tested on 
ISCAS85 benchmark circuits. These layouts are synthesized from Verilog files 
[66] and 65nm library using Synopsys Design Compiler version W2004.12-SP4 
[67] and Cadence SOC_Encounter 7.1 [68].  
The proposed IC-OPC approach is compared against the EPE-OPC 
approach and earlier work DPB-OPC [56] in following aspects: post-OPC 
performance deviation (drive current, gate area and path delay), mask size, and 
run time. For this purpose, the EPE-OPC mask is generated using Calibre OPCpro 
[69] with optimal OPCpro setting found from a rigorous search, which was 
conducted for fragmentation length of 10nm to 70nm in step of 2nm, iterations of 
1 to 20 in step of 1, and step size of 1nm. 
 
5.3.1 Post-OPC Performance Deviation 
Figure 5.5 shows the mean and standard deviation (stdv) of drive current 
deviation and gate area deviation for all nine ISCAS85 benchmark circuits. The 
iso-trendline is where the mean or standard deviation of the two variables (drive 
current deviation and gate area deviation) equalizes. As indicated by the first order 
model of propagation delay [73], the propagation delay deviation can be 
approximated as following:    














VCt                                   (5.5) 















VCt                                    (5.6) 
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Furthermore, it has been shown that the capacitance deviation is closely 
related with the gate area deviation. Hence, it is desirable to have data closer to 






C   ) for smaller propagation delay deviation. It 
is clearly seen in Figure 5.5 that the proposed IC-OPC (with αI = αA = 1) 
outperforms the other approaches as its results are more closer to the iso-trendline. 
Due to limited computing resources, five out of nine benchmark circuits are 
randomly chosen for delay path extraction. These circuits are subjected to 22000 
input transition patterns in SPICE simulation to extract the path delay.  
  
Figure 5.5: Mean and standard deviation of gate area deviation and Ion deviation for 
ISCAS85 test circuits. 
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Table 5.1 tabulates the normalized path delay deviation with respect to the 
EPE-OPC result. On average, the proposed IC-OPC reduced the mean by 32% and 
standard deviation by 20% when compared to EPE-OPC. It is worth pointing out 
that the IC-OPC also improved the DPB-OPC by reducing the mean and standard 
deviation to less than normalized value 1.0. With path delay deviation normalized 
with respect to EPE-OPC, IC-OPC reduces the mean and standard deviation of 
DPB-OPC by additional absolute value of 7% and 2% respectively. Such 
improvement can be illustrated in the histograms of path delay deviation for post-
OPC c1908 circuits (Figure 5.6). The path delay deviation is improved from 
2.43% (DPB-OPC) to 1.67% (IC-OPC) due to better co-matching of Ion and gate 
capacitance (i.e. closer to iso-trendline in Figure 5.5). Furthermore, it is interesting 
to observe that the IC-OPC could suppress the gate area deviation trendline to be 
lower than that of EPE-OPC across the transistor width range in circuit c1908 
(Figure 5.7). The histograms of path delay deviation for the remaining 4 circuits 




EPE-OPC DPB-OPC IC-OPC 
mean stdv mean stdv mean stdv 
c432 1 1 0.50 0.43 0.55 0.47 
c499 1 1 1.18 0.73 0.88 0.64 
c880 1 1 0.75 0.71 0.83 0.75 
c1908 1 1 1.05 1.09 0.72 0.87 
c6288 1 1 0.61 1.05 0.59 1.05 




Figure 5.6: Histogram of path delay deviation for post-OPC c1908 circuit. 
 
 











5.3.2 Mask Size 
Table 5.2 summarizes the normalized mask size for both diffusion and 
polysilicon layers for all three OPC approaches. With IC-OPC, mask complexity 
are reduced by 17% (diffusion mask) and 57% (polysilicon mask) on average 
when compared to EPE-OPC. Then, the mask size for both DPB- and IC- are 
comparable as expected due to the similar mask synthesizing concept and DRC 
regulator employed in the flow.    
Table 5.2: Normalized mask size with respect to EPE-OPC. 
Circuit EPE-OPC  DPB-OPC IC-OPC  
  Diffusion Polysilicon Diffusion Polysilicon Diffusion Polysilicon 
c432 1 1 0.93 0.48 0.93 0.48 
c499 1 1 0.80 0.39 0.77 0.39 
c880 1 1 0.88 0.50 0.85 0.46 
c1908 1 1 0.91 0.46 0.91 0.41 
c2670 1 1 0.88 0.52 0.88 0.46 
c3540 1 1 0.80 0.50 0.80 0.46 
c5315 1 1 0.85 0.52 0.84 0.46 
c6288 1 1 0.76 0.36 0.75 0.32 
c7552 1 1 0.80 0.52 0.85 0.46 
average 1 1 0.85 0.47 0.84 0.43 
 
5.3.3 Run Time 
The run time require for both IC-OPC and DPB-OPC flows are normalized 
against the EPE-OPC search time in Table 5.3. When compared to EPE-OPC, at 
least of 84% run time saving is achieved in IC-OPC; this is an additional 25% 
reduction in run time when compared to DPB-OPC. EPE-OPC is slowest due to 
the search time taken to search the optimal OPCpro setting for best Ion 
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performance. IC-OPC is faster than DPB-OPC due to the difference in the 
decision matrix for mask correction. For DPB-OPC, coarse tuning by modifying L 
is followed by fine tuning with W and fine tuning step needs most iterations. But 
for IC-OPC, there is no fine tuning involved.   







    
5.4 Chapter Summary 
This chapter proposes an IC-OPC to co-optimize the post-OPC circuit 
performance, i.e. both drive current and gate are capacitance, and mask size. IC-
OPC synthesizes simpler masks such that the estimated post-lithography drive 
current and gate area capacitance resemble the designed layout. As a result, IC-
OPC (with αI = αA =1) achieves 32% reduction in mean path delay deviation, 37% 
reduction in mask size and at least of 84% run time saving when compared to the 
performance-optimized EPE-OPC. On average, IC-OPC achieves additional 
absolute 7% and 2% reduction in mean and standard deviation of normalized path 
delay deviation than DPB-OPC.  
Circuit EPE-OPC DPB-OPC IC-OPC 
c432 1 0.083 0.016 
c499 1 0.073 0.027 
c880 1 0.415 0.159 
c1908 1 0.055 0.010 
c2670 1 0.051 0.014 
c3540 1 0.065 0.014 
c5315 1 0.092 0.032 
c6288 1 0.049 0.024 
c7552 1 0.094 0.039 
average 1 0.108 0.037 
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6. Chapter 6 
Conclusion 
6.1 Summary 
This thesis examines the application of design-process integration concept 
into the OPC mask design problem to meet the challenge of cost control on 
resolution enhanced optical mask.  
In Chapter 2, a PB-OPC framework is presented to generate simpler OPC 
mask that achieves closer circuit performance matching. The proposed framework 
exploits the design intent extractable from the design layout to guide upon the 
customized OPC mask generator. Simulation results shows that the proposed 
approach can achieve great saving in mask data volume and closer circuit 
performance matching to the design intent.  
In Chapter 3, a generalized DPB-OPC framework with a few 
improvements is developed. Firstly, a weighting function γk(w) is augmented to 
the gate-slicing model [53] used in the framework. This is to account for the non-
linear current density along the channel width due to threshold voltage variation 
and edge effect. Secondly, the initial mask adjustment step of the mask design 
algorithm is pre-characterized to speed up the computation and this has results in 
an average of 3.07% further reduction in mean Ion deviation. Thirdly, a modular 
block called DRC compliance regulator is introduced to ensure that the OPC mask 
compliant to DRC rules and the post-OPC printed patterns are free from bridging, 
pinching, open or short issues. By simulation, DPB-OPC framework outperforms 
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the performance-optimized EPE-OPC approach in two aspects: an average of 34% 
reduction in mask size and up to 13.5% reduction in device performance 
deviation.  
Although the results are promising, the developed framework can be 
further improved in two perspectives: reduced OPC run time and better 
performance matching efficiency. Hence, a library-based cell wise DPB-OPC 
framework is developed in Chapter 4 to handle the synthesized digital circuit. By 
making use the hierarchical information of the synthesized circuit and the pre-
characterized DPB-OPC library, the OPC run time efficiency can be greatly 
improved. Simulation demonstrates that the library-based performance-based OPC 
approach has performance comparable to full chip performance-based OPC and 
with significant run time reduction, up to 44× in the ISCAS’85 benchmark design. 
In addition, the transistors with degraded Ion error can be further fine-tuned by the 
adaptive correction step but at the expense of additional computational effort.  
To achieve satisfactory co-matching on both Ion and gate capacitance, a 
hybrid IC-OPC correction algorithm is developed in Chapter 5. There are two 
main differences introduced: Firstly, the performance deviation error is the 
weighted sum of drive current and gate capacitance error. Secondly, decision 
matrix is constructed based on the relationship between Ion, gate area with respect 
to channel width and length under the assumption that the printed pattern circuit 
will be affected linearly with the mask resize amplitude. By simulation, the 
proposed IC-OPC outperforms the performance-optimized EPE-OPC approach in 
three aspects: an average of 32% reduction in mean path delay deviation, an 
average of 34% reduction in mask size and at least of 84% run time saving.  
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In sum, pros and cons for the developed frameworks are summarized in 
the Table 6.1.  
Table 6.1: Comparison of various OPC frameworks. 
 EPE-OPC PB-OPC DPB-OPC 
PB-OPC Test cases: NMOS, PMOS, 
inverter chain, SRAM 
 
Post-OPC simulation:  
SPICE + LeqIon  
 
PB-OPC VS EPE-OPC: 
~ 33% mask size saving 





Test cases: 65nm library 
standard cells, ISCAS85 circuits 
 
Post-OPC simulation:  
Ion deviation, SPICE + LeqIon 
for tr, tf, tp, td (+NRG 
capacitance). 
 
DPB-OPC VS EPE-OPC: 
~ reduce absolute 1.7-3.7 % in 
   mean Ion deviation 
~ 33.3% mask size reduction 
~ c1908: slight worst path delay 
due to larger capacitance 
deviation. 
 
Test cases: 65nm library standard 
cells 
 
Post-OPC circuit simulation: 
 Ion deviation 
 
DPB-OPC VS PB-OPC: 
~ reduce 3.07% in mean Ion 
    deviation  
~ new features:  Safety margin 
and weighted gate slicing model, 
characterizsation for init adjust, 






  Test cases: 65nm library 
standard cells, ISCAS85 circuits 
 
Post-OPC simulation:  
Ion deviation 
 
Library-based DPB-OPC VS 
DPB-OPC: 
~ reduce average 13.6% in mean 
Ion deviation  
~ OPC run time reduced 26.8 X 
~ adjustable MAXDIFF for 
performance -runtime trade off 
IC-OPC Test cases: ISCAS85 circuits 
 
Post-OPC simulation:  
Ion deviation, gate area 
deviation, SPICE + LeqIon for 
td (+NRG capacitance). 
 
IC-OPC VS EPE-OPC: 
~ (Ion,A) deviations closer to 
iso-trendline 
~ improve path delay deviation 
by 33% 
~46% mask size reduction 
 
 Test cases: ISCAS85 circuits 
 
Post-OPC simulation:  
Ion deviation, gate area 
deviation, SPICE + LeqIon for 
td (+NRG capacitance). 
 
IC-OPC VS DPB-OPC: 
~ (Ion,A) deviations closer to 
iso-trendline 
~ improve path delay deviation 
by absolute 7%  
~comparable mask size due to 





6.2  Future Work 
As far as the thesis is concerned, the key idea behind the proposed 
performance-based OPC works is to leverage design intent information into the 
customized OPC mask design algorithm. The benefit of such methodologies in 
achieving mask size reduction as well as better post-lithography performance 
matching with designed value have been demonstrated.  One possible future work 
is to extend similar concept to the other layers by considering the relevant 
performance requirement, such as RC delay for the backend interconnect layers.  
Besides, it would be of interest to study the possibility of modeling and 
optimization of the performance-based OPC framework. The objective of such 
study is to synthesize the performance-based OPC mask, which is globally-
optimized or otherwise sub-optimal, without the need of iterative lithography 
simulation. One possible way of formulating the performance-based OPC mask 
optimization problem is to combine the lithography modeling of partially coherent 
imaging system and the non-rectangular transistors modeling (Figure 6.1). As an 
OPC mask consists of only chrome and quartz features, the mask transmission 
values can be restricted to be either 0 or 1. Therefore the optimization problem 
will therefore be subjected to the constraints given by the allowable transmission 
values of binary 0 or 1.  In addition, the allowable mask changes – mere resize of 
associated mask polygons - would also be incorporated as constraints to the 
optimization problem. This is to align with the algorithm of the proposed DPB-
OPC framework which serves to control the mask complexity without 






Figure 6.1: Formulation of PB-OPC mask optimization problem.  
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